Charge-control modeling of power bipolar junction transistors

This paper describes an improved lumped circuit model of power bipolar junction transistors (BJTs) that can predict the turn-off fall time to a greater accuracy than currently available models. Though the existing models simulate the storage time and delay time to a good accuracy, the fall time performance is neglected. This is because the existing models do not account for the charge decay due to recombination. The model presented in this paper is based on the charge dynamics of the device. The charge dynamics are explained in detail using simulation results from an advanced two-dimensional (2-D) device and circuit simulator. Based on a physical understanding of the charge dynamics, this model is implemented to incorporate the charge decay due to recombination to account for the current tail during turn-off. The lumped-circuit model is implemented in PSPICE using the existing quasisaturation model along with controlled sources. To validate the model, the device was subjected to hard- as well as soft-switching renditions (zero current switching and zero voltage switching). The modeled results are observed to have a good match with measured results.

[1]  S. M. Sze,et al.  Physics of semiconductor devices , 1969 .

[2]  P. Leturcq,et al.  Power semiconductor device modelling dedicated to circuit simulation , 1999, 11th International Symposium on Power Semiconductor Devices and ICs. ISPSD'99 Proceedings (Cat. No.99CH36312).

[3]  M. Trivedi,et al.  Power bipolar transistor performance in hard- and soft-switching power converters , 1998, Conference Record of 1998 IEEE Industry Applications Conference. Thirty-Third IAS Annual Meeting (Cat. No.98CH36242).

[4]  K. F. Poole,et al.  A graphical model for two-region saturation in bipolar transistors and its implementation in the modeling program SPICE , 1987 .

[5]  Krishna Shenai,et al.  Mixed-mode circuit simulation: an emerging CAD tool for the design and optimization of power semiconductor devices and circuits , 1994, Proceedings of 1994 IEEE Workshop on Computers in Power Electronics.

[6]  Krishna Shenai,et al.  Test circuits for verification of power device models , 1995, IAS '95. Conference Record of the 1995 IEEE Industry Applications Conference Thirtieth IAS Annual Meeting.

[7]  D. Divan,et al.  Switching dynamics of IGBTs in soft-switching converters , 1995 .

[8]  Paolo Antognetti,et al.  Semiconductor Device Modeling with Spice , 1988 .

[9]  P. L. Hower,et al.  Avalanche injection and second breakdown in transistors , 1970 .

[10]  Tore Undeland,et al.  Power Electronics: Converters, Applications and Design , 1989 .

[11]  E. J. Prendergast,et al.  A unified circuit model for bipolar transistors including quasi-saturation effects , 1985, IEEE Transactions on Electron Devices.

[12]  I. Getreu,et al.  Modeling the bipolar transistor , 1978 .

[13]  M.S. Adler,et al.  The evolution of power device technology , 1984, IEEE Transactions on Electron Devices.

[14]  S. Moinian,et al.  VBIC95: An improved vertical, IC bipolar transistor model , 1995, Proceedings of Bipolar/Bicmos Circuits and Technology Meeting.