Comparison of various architectures for algorithmic two-steps A to D converters