Zero-skew driven for RLC clock tree construction in SoC

In this paper, we observe that the clock tree in a SoC is unbalanced in nature and derive that a RC clock tree has the characteristic of exact zero-skew upward propagation but not for an unbalanced RLC clock tree. Illustrated inductions are helped to prove the observation. We develop a zero-skew driven algorithm for constructing a RLC clock tree to minimize the skew. More examples and benchmarks are evaluated. The difference in skew ratio and the tolerance in path delay compared with HSPICE are 1.15409% and 10.645%, respectively, on average.

[1]  Cheng-Kok Koh,et al.  Routability-driven repeater block planning for interconnect-centric floorplanning , 2000, ISPD '00.

[2]  Yao-Wen Chang,et al.  Timing modeling and optimization under the transmission line model , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[3]  Arvind Srinivasan,et al.  Clock routing for high-performance ICs , 1991, DAC '90.

[4]  Andrew B. Kahng,et al.  Planar-DME: a single-layer zero-skew clock tree router , 1996, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[5]  Ren-Song Tsay,et al.  An exact zero-skew clock routing algorithm , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[6]  Jan-Ming Ho,et al.  Zero skew clock routing with minimum wirelength , 1992 .

[7]  Xuan Zeng,et al.  Automatic clock tree design with IPs in the system , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).

[8]  W. C. Elmore.  The Transient Response of Damped Linear Networks with Particular Regard to Wideband Amplifiers , 1948 .

[9]  E. Friedman,et al.  Equivalent Elmore delay for RLC trees , 1999, Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361).

[10]  Jason Cong,et al.  High-performance clock routing based on recursive geometric matching , 1991, 28th ACM/IEEE Design Automation Conference.

[11]  Andrew B. Kahng,et al.  An analytical delay model for RLC interconnects , 1997, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..