An efficient 2-D DWT processor architecture based on state space implementation technique
暂无分享,去创建一个
[1] C. Chakrabarti,et al. Efficient realizations of encoders and decoders based on the 2-D discrete wavelet transform , 1999, IEEE Trans. Very Large Scale Integr. Syst..
[2] Liang-Gee Chen,et al. Efficient VLSI architectures of lifting-based discrete wavelet transform by systematic design method , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).
[3] Sao-Jie Chen,et al. VLSI implementation of 2-D discrete wavelet transform for real-time video signal processing , 1997 .
[4] Chaitali Chakrabarti,et al. A VLSI architecture for lifting-based forward and inverse wavelet transform , 2002, IEEE Trans. Signal Process..
[5] Chaitali Chakrabarti,et al. Efficient realizations of the discrete and continuous wavelet transforms: from single chip implementations to mappings on SIMD array computers , 1995, IEEE Trans. Signal Process..
[6] I. Daubechies,et al. Factoring wavelet transforms into lifting steps , 1998 .
[7] Jean-Didier Legat,et al. Combined line-based architecture for the 5-3 and 9-7 wavelet transform of JPEG2000 , 2003, IEEE Trans. Circuits Syst. Video Technol..
[8] Stéphane Mallat,et al. A Theory for Multiresolution Signal Decomposition: The Wavelet Representation , 1989, IEEE Trans. Pattern Anal. Mach. Intell..
[9] Mary Jane Irwin,et al. VLSI architectures for the discrete wavelet transform , 1995 .
[10] Ping-Sing Tsai,et al. VLSI Architectures for Discrete Wavelet Transforms , 2005 .