A Novel Framework for Semiconductor Manufacturing Final Test Yield Classification Using Machine Learning Techniques

Advanced data analysis tools and techniques are important for semiconductor companies to gain competitive advantage. In particular, yield prediction tools, which fully utilize production data, help to improve operational efficiency and reduce production costs. This paper introduces a novel and scalable framework for semiconductor manufacturing Final Test (FT) yield prediction leveraging machine learning techniques. This framework is able to predict FT yield at wafer fabrication stage, so that FT low yield problems can be caught at an earlier production stage compared to past studies. Our work presents a robust solution to automatically handle both numerical and categorical production related data without prior knowledge of the low yield root cause. Gaussian Mixture Models, One Hot Encoder and Label Encoder techniques are adopted for data pre-processing. To improve model performance for both binary and multi-class classification, model selection and model ensemble using the F1-macro method is demonstrated. The framework has been applied to three mass production products with different wafer technologies and manufacturing flows. All of them achieved high F1-macro test score indicative of the robustness of our framework.

[1]  Ahmad B. A. Hassanat,et al.  Effects of Distance Measure Choice on K-Nearest Neighbor Classifier Performance: A Review , 2019, Big Data.

[2]  Gaël Varoquaux,et al.  Scikit-learn: Machine Learning in Python , 2011, J. Mach. Learn. Res..

[3]  Yiming Yang,et al.  A re-examination of text categorization methods , 1999, SIGIR '99.

[4]  J. Friedman Greedy function approximation: A gradient boosting machine. , 2001 .

[5]  Chi-Hyuck Jun,et al.  Variable Selection Under Missing Values and Unlabeled Data in Semiconductor Processes , 2019, IEEE Transactions on Semiconductor Manufacturing.

[6]  Rex B. Kline,et al.  Principles and Practice of Structural Equation Modeling , 1998 .

[7]  Matthias W. Seeger,et al.  PAC-Bayesian Generalisation Error Bounds for Gaussian Process Classification , 2003, J. Mach. Learn. Res..

[8]  Pierre Geurts,et al.  Extremely randomized trees , 2006, Machine Learning.

[9]  Bernd Barak,et al.  Data Mining and Support Vector Regression Machine Learning in Semiconductor Manufacturing to Improve Virtual Metrology , 2013, 2013 46th Hawaii International Conference on System Sciences.

[10]  S. Domínguez-Almendros,et al.  Logistic regression models. , 2011, Allergologia et immunopathologia.

[11]  Dong Ni,et al.  A practical yield prediction approach using inline defect metrology data for system-on-chip integrated circuits , 2017, 2017 13th IEEE Conference on Automation Science and Engineering (CASE).

[12]  Radford M. Neal Monte Carlo Implementation of Gaussian Process Models for Bayesian Regression and Classification , 1997, physics/9701026.

[13]  Tianqi Chen,et al.  XGBoost: A Scalable Tree Boosting System , 2016, KDD.

[14]  Chen-Fu Chien,et al.  Analysing semiconductor manufacturing big data for root cause detection of excursion for yield enhancement , 2017, Int. J. Prod. Res..

[15]  Leo Breiman,et al.  Random Forests , 2001, Machine Learning.

[16]  Yuzi Kanazawa,et al.  Deep Learning-Based Wafer-Map Failure Pattern Recognition Framework , 2019, 20th International Symposium on Quality Electronic Design (ISQED).

[17]  Ryohei Orihara,et al.  A Comprehensive Big-Data-Based Monitoring System for Yield Enhancement in Semiconductor Manufacturing , 2017, IEEE Transactions on Semiconductor Manufacturing.

[18]  Ron Kohavi,et al.  A Study of Cross-Validation and Bootstrap for Accuracy Estimation and Model Selection , 1995, IJCAI.

[19]  D. Rubin,et al.  Maximum likelihood from incomplete data via the EM - algorithm plus discussions on the paper , 1977 .

[20]  Sungzoon Cho,et al.  Using Wafer Map Features to Better Predict Die-Level Failures in Final Test , 2015, IEEE Transactions on Semiconductor Manufacturing.

[21]  Jee-Hyong Lee,et al.  A wafer map yield model based on deep learning for wafer productivity enhancement , 2018, 2018 29th Annual SEMI Advanced Semiconductor Manufacturing Conference (ASMC).

[22]  Ryohei Orihara,et al.  A comprehensive “big-data-based” monitoring system for yield enhancement in semiconductor man ufacturing , 2016, 2016 International Symposium on Semiconductor Manufacturing (ISSM).

[23]  J. Friedman Special Invited Paper-Additive logistic regression: A statistical view of boosting , 2000 .

[24]  Mandeep Singh,et al.  A Review of Data Classification Using K-Nearest Neighbour Algorithm , 2013 .

[25]  Junliang Wang,et al.  AdaBalGAN: An Improved Generative Adversarial Network With Imbalanced Learning for Wafer Defective Pattern Recognition , 2019, IEEE Transactions on Semiconductor Manufacturing.

[26]  David R. Anderson,et al.  Understanding AIC and BIC in Model Selection , 2004 .

[27]  Peter Buhlmann,et al.  BOOSTING ALGORITHMS: REGULARIZATION, PREDICTION AND MODEL FITTING , 2007, 0804.2752.