Congestion Driven Buffer Planning for X-Architecture

With recent advance of VLSI design, interconnect delay plays dominant role in the chip performance. X-architecture, which is based on pervasive use of 0-degree, 45-degree, 90-degree and 135-degree-oriented wiring, has been proposed to achieve high-performance by reducing wire length and via count. In this paper, a buffer planning algorithm at floorplanning stage for X-arch is proposed. Firstly, the concept of feasible region (FR) is extended to X-arch feasible region (XFR) by which buffer regions for a net in X-arch can be determined. Then, a new buffer insertion algorithm using shortest-path model is applied with consideration of X-arch routing congestion. At last, dead space redistribution is performed to optimize timing performance and congestion

[1]  Cheng-Kok Koh,et al.  Manhattan or non-Manhattan?: a study of alternative VLSI routing architectures , 2000, ACM Great Lakes Symposium on VLSI.

[2]  Cheng-Kok Koh,et al.  Routability-driven repeater block planning for interconnect-centric floorplanning , 2000, ISPD '00.

[3]  Yu Hu,et al.  DraXRouter: global routing in X-architecture with dynamic resource assignment , 2006, Asia and South Pacific Conference on Design Automation, 2006..

[4]  Jun Gu,et al.  A buffer planning algorithm with congestion optimization , 2004 .

[5]  Shankar Krishnamoorthy,et al.  Estimating routing congestion using probabilistic analysis , 2002, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[6]  Shankar Krishnamoorthy,et al.  Estimating routing congestion using probabilistic analysis , 2001, ISPD '01.

[7]  L.P.P.P. van Ginneken,et al.  Buffer placement in distributed RC-tree networks for minimal Elmore delay , 1990, IEEE International Symposium on Circuits and Systems.

[8]  Martin D. F. Wong,et al.  Planning buffer locations by network flows , 2000, ISPD '00.

[9]  Yici Cai,et al.  Corner block list representation and its application to floorplan optimization , 2004, IEEE Transactions on Circuits and Systems II: Express Briefs.

[10]  Charles J. Alpert,et al.  Wire segmenting for improved buffer insertion , 1997, DAC.

[11]  Steven L. Teig,et al.  The X architecture: not your father's diagonal wiring , 2002, SLIP '02.

[12]  Chung-Kuan Cheng,et al.  The Y-architecture: yet another on-chip interconnect solution , 2003, Proceedings of the ASP-DAC Asia and South Pacific Design Automation Conference, 2003..

[13]  Jun Gu,et al.  Buffer planning as an Integral part of floorplanning with consideration of routing congestion , 2005, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[14]  Evangeline F. Y. Young,et al.  Routability-driven floorplanner with buffer block planning , 2003, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[15]  Jason Cong,et al.  Buffer block planning for interconnect-driven floorplanning , 1999, 1999 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (Cat. No.99CH37051).