A DDJ calibration methodology for high-speed test and measurement equipments
暂无分享,去创建一个
[1] Mohammad Bagher Menhaj,et al. Training feedforward networks with the Marquardt algorithm , 1994, IEEE Trans. Neural Networks.
[2] M. Shimanouchi. Timing accuracy enhancement by a new calibration scheme for multi-Gbps ATE , 2004 .
[3] Luca Sartori,et al. The path to one-picosecond accuracy , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).
[4] Lennart Ljung,et al. Modeling Of Dynamic Systems , 1994 .
[5] Martin T. Hagan,et al. Neural network design , 1995 .
[6] André Ivanov,et al. Jitter models for the design and test of Gbps-speed serial interconnects , 2004, IEEE Design & Test of Computers.
[7] Yi Cai,et al. Jitter Testing for Gigabit Serial Communication Transceivers , 2002, IEEE Des. Test Comput..
[8] Takahiro J. Yamaguchi,et al. Effects of deterministic jitter in a cable on jitter tolerance measurements , 2003, International Test Conference, 2003. Proceedings. ITC 2003..
[9] Yi Cai,et al. Jitter testing for multi-Gigabit backplane SerDes - techniques to decompose and combine various types of jitter , 2002, Proceedings. International Test Conference.
[10] S. Tabatabaei,et al. Jitter generation and measurement for test of multi-Gbps serial IO , 2004 .
[11] Thomas P. Warwick. What a device interface board really costs: an evaluation of technical considerations for testing products operating in the Gigabit region , 2002, Proceedings. International Test Conference.