Implementation and performance of GaAs digital signal processing ASICs

The feasibility of performing high speed digital signal processing in GaAs gate array technology has been demonstrated with the successful implementation of a VLSI communications chip set for NASA's Deep Space Network. The techniques developed to solve some of the technology and implementation problems associated with large scale integration of GaAs gate arrays are described.<<ETX>>

[1]  R. A. Johnson,et al.  A GaAs ASIC chip set for NASAs deep space network , 1992, [1992] Proceedings. Fifth Annual IEEE International ASIC Conference and Exhibit.

[2]  J.B. Berner,et al.  An extremely sensitive digital receiver for deep space satellite communications , 1992, Eleventh Annual International Phoenix Conference on Computers and Communication [1992 Conference Proceedings].