A 30-ns 256-Mb DRAM with a multidivided array structure

A 256-Mb DRAM with a multidivided array structure has been developed and fabricated with 0.25- mu m CMOS technology. It features 30-ns access time, 16-b I/Os, and a 35-mA operating current at a 60-ns cycle time. Three key circuit technologies were used in its design: a partial cell array activation scheme for reducing power-line voltage bounce and operating current, a selective pull-up data-line architecture to increase I/O width and reduce power dissipation, and a time-sharing refresh scheme to maintain the conventional refresh period without reducing operational margin. Memory cell size was 0.72 mu m/sup 2/. Use of the trench isolated cell transistor and the HSG cylindrical stacked capacitor cells helped reduce chip size to 333 mm/sup 2/. >

[1]  Masaru Sasago,et al.  A 64-Mb DRAM with meshed power line , 1991 .

[2]  K. Numata,et al.  A 17-ns 4-Mb CMOS DRAM , 1991 .

[3]  Takanori Saeki,et al.  A boosted dual world-line decoding scheme for 256 Mb DRAMs , 1992, 1992 Symposium on VLSI Circuits Digest of Technical Papers.

[4]  Saeki Takanori,et al.  A Boosted Dual Word-line Decoding Scheme for 256Mb DRAMs , 1992 .

[5]  T. Mano,et al.  Circuit technologies for 16Mb DRAMs , 1987, 1987 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[6]  Howard Leo Kalter,et al.  A 50-ns 16-Mb DRAM with a 10-ns data rate and on-chip ECC , 1990 .

[7]  T. Kikkawa,et al.  A new cylindrical capacitor using hemispherical grained Si (HSG-Si) for 256Mb DRAMs , 1992, 1992 International Technical Digest on Electron Devices Meeting.