A current boosting full-flash A/D converter

The authors propose a novel technique to reduce power consumption of a full-flash A/D (analog-to-digital) converter. The range of an input signal is determined by a range finder circuit which the authors propose. Using the information from range finders, only the selected group of comparators will be activated while the others are in an idle state. SPICE simulations show the same conversion speed as the conventional full-flash A/D converter, while total power consumption is significantly reduced in the proposed architecture.<<ETX>>

[1]  B. Peetz,et al.  An 8-bit 250 megasample per second analog-to-digital converter: operation without a sample and hold , 1986 .

[2]  M. Nakamura,et al.  An 8 bit, 100 ms/s flash ADC , 1984, IEEE Journal of Solid-State Circuits.

[3]  Donald A. Kerth,et al.  A 667 ns, 12-bit two-step flash ADC , 1988, Proceedings of the IEEE 1988 Custom Integrated Circuits Conference.

[4]  Masao Hotta,et al.  A 10-bit 20-MHz two-step parallel A/D converter with internal S/H , 1989 .

[5]  Peter Baltus,et al.  An 8-bit 100-MHz full-Nyquist analog-to-digital converter , 1988 .

[6]  A. Matsuzawa,et al.  A fully parallel 10-bit A/D converter with video speed , 1982, IEEE Journal of Solid-State Circuits.

[7]  R. van de Grift,et al.  An 8-bit video ADC incorporating folding and interpolation techniques , 1987 .

[8]  M. K. Mayes,et al.  A multistep A/D converter family with efficient architecture , 1989 .

[9]  M.P.V. Kolluri.  A 12 b 500 ns subranging ADC , 1989, IEEE International Solid-State Circuits Conference, 1989 ISSCC. Digest of Technical Papers.