Quadruple time redundancy adders [error correcting adder]

This paper presents a concurrent error correcting adder design employing fault masking through a combination of time and hardware redundancy. This new method, quadruple time redundancy, is compared with a non-redundant adder, a triple modular redundancy adder, and a time shared triple modular redundancy adder with respect to the hardware complexity and the delay for adders of various sizes. In comparison with time shared triple modular redundancy to which it is most closely related, quadruple time redundancy results in a 40%-55% reduction in hardware complexity while incurring a reasonable delay increase.

[1]  Richard J. Lipton,et al.  Lower bounds for VLSI , 1981, STOC '81.

[2]  S.A. Al-Arian,et al.  HPTR: Hardware partition in time redundancy technique for fault tolerance , 1992, Proceedings IEEE Southeastcon '92.

[3]  Earl E. Swartzlander,et al.  Computer Arithmetic , 1980 .

[4]  Janak H. Patel,et al.  Concurrent Error Detection in ALU's by Recomputing with Shifted Operands , 1982, IEEE Transactions on Computers.

[5]  Barry W. Johnson.  Design & analysis of fault tolerant digital systems , 1988 .

[6]  Shirley Dex,et al.  JR 旅客販売総合システム（マルス）における運用及び管理について , 1991 .

[7]  E. E. Swartzlander,et al.  Time redundant error correcting adders and multipliers , 1992, Proceedings 1992 IEEE International Workshop on Defect and Fault Tolerance in VLSI Systems.

[8]  R. Ramaswami,et al.  Book Review: Design and Analysis of Fault-Tolerant Digital Systems , 1990 .

[9]  Hussain Al-Asaad,et al.  Concurrent error correction in iterative circuits by recomputing with partitioning and voting , 1993, Digest of Papers Eleventh Annual 1993 IEEE VLSI Test Symposium.

[10]  Barry W. Johnson,et al.  Efficient use of time and hardware redundancy for concurrent error detection in a 32-bit VLSI adder , 1988 .

[11]  Robert S. Swarz,et al.  Reliable Computer Systems: Design and Evaluation , 1992 .

[12]  Gernot Metze,et al.  Fault Detection Capabilities of Alternating Logic , 1978, IEEE Transactions on Computers.

[13]  Barry W. Johnson.  Fault-Tolerant Microprocessor-Based Systems , 1984, IEEE Micro.

[14]  Neil Weste,et al.  Principles of CMOS VLSI Design , 1985 .