Qualification of behavioral level design validation for AMS & RF SoCs
暂无分享,去创建一个
[1] R. Rovatti,et al. Multi-standard simulation of WLAN/UMTS/GSM transceivers for analog front-end validation and design , 2004, 1st International Symposium onWireless Communication Systems, 2004..
[2] Abhijit Chatterjee,et al. Automatic multitone alternate test-generaton for rf circuits using behavioral models , 2003, International Test Conference, 2003. Proceedings. ITC 2003..
[3] Smail Tedjini,et al. Behavioral modeling of WCDMA transceiver with VHDL-AMS language , 2006, 2006 IEEE Design and Diagnostics of Electronic Circuits and systems.
[5] Ranga Vemuri,et al. Formal verification of synthesized analog designs , 1999, Proceedings 1999 IEEE International Conference on Computer Design: VLSI in Computers and Processors (Cat. No.99CB37040).
[6] M. W. Tian,et al. Worst case tolerance analysis of linear analog circuits using sensitivity bands , 2000 .
[7] Chantal Robach,et al. From Design Validation to Hardware Testing: A Unified Approach , 1999, J. Electron. Test..
[8] Fang Liu,et al. Fast hierarchical process variability analysis and parametric test development for analog/RF circuits , 2005, 2005 International Conference on Computer Design.
[9] P. Nikitin,et al. VHDL-AMS behavioral modeling and simulation of a /spl Pi//4 DQPSK transceiver system , 2004, Proceedings of the 2004 IEEE International Behavioral Modeling and Simulation Conference, 2004. BMAS 2004..
[10] Salvador Mir,et al. Fault modeling of suspended thermal MEMS , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).
[11] Bozena Kaminska,et al. Parametric fault simulation and test vector generation , 2000, DATE '00.
[12] Chien-Nan Jimmy Liu,et al. On code coverage measurement for Verilog-A , 2004, Proceedings. Ninth IEEE International High-Level Design Validation and Test Workshop (IEEE Cat. No.04EX940).
[13] A. Jefferson Offutt,et al. Mutation 2000: uniting the orthogonal , 2001 .