A Novel Sample-and-Hold-Based Time-to-Digital Converter Architecture

In this paper, the design of a time-to-digital converter (TDC) for measuring the time of flight (ToF) of a radio pulse is described. The novel idea is based on the adoption of a charge-pump time-to-voltage transducer followed by a sample-and-hold amplifier (SHA) and by a second-order discrete-time incremental Delta-Sigma (¿¿) converter to perform a single-shot conversion. The TDC architecture is capable of achieving a range of 220 ns, a time resolution of about 200 ps (a 10-bit incremental ¿¿ converter), and robustness with respect to temperature variations. The design has been successfully verified through simulations both at system and transistor levels using a 0.25-¿m complimentary metal-oxide-semiconductor (CMOS) technology with a -2.5- to + 4-V power supply.

[1]  Józef Kalisz,et al.  Review of methods for time interval measurements with picosecond resolution , 2004 .

[2]  Alessio De Angelis,et al.  Characterization and Modeling of an Experimental UWB Pulse-Based Distance Measurement System , 2009, IEEE Transactions on Instrumentation and Measurement.

[3]  Lee-Sup Kim,et al.  Charge-pump reducing current mismatch in DLLs and PLLs , 2006, 2006 IEEE International Symposium on Circuits and Systems.

[4]  I. Galton,et al.  A rigorous error analysis of D/A conversion with dynamic element matching , 1995 .

[5]  Hen-Wai Tsao,et al.  A high-resolution and fast-conversion time-to-digital converter , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[6]  Gabor C. Temes,et al.  Theory and applications of incremental ΔΣ converters , 2004, IEEE Trans. Circuits Syst. I Regul. Pap..

[7]  Shin-Il Lim,et al.  Charge pump with perfect current matching characteristics in phase-locked loops , 2000 .

[8]  José Silva-Martínez,et al.  Design and Analysis of an Ultrahigh-Speed Glitch-Free Fully Differential Charge Pump With Minimum Output Current Variation and Accurate Matching , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.

[9]  Mounir Boukadoum,et al.  A Multihit Time-to-Digital Converter Architecture on FPGA , 2009, IEEE Transactions on Instrumentation and Measurement.

[10]  Håkan Magnusson,et al.  Design of a high-speed low-voltage (1V) charge-pump for wideband phase-locked loops , 2003, 10th IEEE International Conference on Electronics, Circuits and Systems, 2003. ICECS 2003. Proceedings of the 2003.

[11]  Manfred Glesner,et al.  Comparator-Based Switched-Capacitor Delta-Sigma Modulation , 2008 .

[12]  Stephen P. Boyd,et al.  Optimal design of a CMOS op-amp via geometric programming , 2001, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[13]  P. Malcovati,et al.  Incremental Sigma-Delta Modulators for 3D-Imaging: System Architecture and Signal Processing , 2006, 2006 5th IEEE Conference on Sensors.

[14]  F Alimenti,et al.  A novel charge-pump based Time-to-Digital Converter , 2009, 2009 IEEE Instrumentation and Measurement Technology Conference.

[15]  Majid Ahmadi,et al.  A Delay Generation Technique for Narrow Time Interval Measurement , 2009, IEEE Transactions on Instrumentation and Measurement.

[16]  Yasuaki Inoue,et al.  A new high-speed low-voltage charge pump for PLL applications , 2005, 2005 6th International Conference on ASIC.

[17]  Tian Xia,et al.  High Output Resistance and Wide Swing Voltage Charge Pump Circuit , 2008, 9th International Symposium on Quality Electronic Design (isqed 2008).

[18]  Edoardo Charbon,et al.  Oversampled Time Estimation Techniques for Precision Photonic Detectors , 2006, 2006 IFIP International Conference on Very Large Scale Integration.

[19]  Gabor C. Temes,et al.  Improved offset-compensation schemes for switched-capacitor circuits , 1984 .