An asynchronous approach to efficient execution of programs on adaptive architectures utilizing FPGAs

PRISM, a computer architecture consisting of a general-purpose core processor and a reconfigurable FPGA platform, was designed to bridge the gap between general-purpose and specialized computers. The proof-of-concept system, PRISM-I suffers from several limitations, principal among them being: single bus-cycle restriction on the evaluation time of the function synthesized on an FPGA, inability to execute loops with dynamic loop-counts, and inefficient execution of control constructs such as "if-then-else". This paper presents a novel execution model in PRISM-II, that addresses the above limitations in a general manner. Also presented is a new framework for translating a C function into an PPGA-based custom architecture.<<ETX>>

[1]  Howard Trickey,et al.  Flamel: A High-Level Hardware Compiler , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[2]  George Radin,et al.  The 801 minicomputer , 1982, ASPLOS I.

[3]  Christos A. Papachristou,et al.  Vertical Migration of Software Functions and Algorithms Using Enhanced Microsequencing , 1993, IEEE Trans. Computers.

[4]  Kazutoshi Wakabayashi,et al.  Cyber: High Level Synthesis System from Software into ASIC , 1991 .

[5]  Alfred V. Aho,et al.  Compilers: Principles, Techniques, and Tools , 1986, Addison-Wesley series in computer science / World student series edition.

[6]  P. Callahan.  Dynamic Instruction Set Coprocessors , 1986, MILCOM 1986 - IEEE Military Communications Conference: Communications-Computers: Teamed for the 90's.

[7]  Jack B. Dennis,et al.  Data Flow Supercomputers , 1980, Computer.

[8]  David A. Patterson,et al.  Computer Architecture: A Quantitative Approach , 1969 .

[9]  A. Smith,et al.  PRISM-II compiler and architecture , 1993, [1993] Proceedings IEEE Workshop on FPGAs for Custom Computing Machines.

[10]  Donald E. Knuth,et al.  An empirical study of FORTRAN programs , 1971, Softw. Pract. Exp..

[11]  Arvind,et al.  Executing a Program on the MIT Tagged-Token Dataflow Architecture , 1990, IEEE Trans. Computers.

[12]  Wayne Wolf,et al.  High-Level VLSI Synthesis , 1991 .

[13]  Timothy E. Leonard.  VAX architecture reference manual , 1987 .

[14]  Harvey F. Silverman,et al.  Processor reconfiguration through instruction-set metamorphosis , 1993, Computer.

[15]  Gerald Estrin,et al.  Organization of computer systems: the fixed plus variable structure computer , 1960, IRE-AIEE-ACM '60 (Western).

[16]  Robert A. Walker,et al.  A Survey of high-level synthesis systems , 1991 .

[17]  Daniel P. Lopresti,et al.  SPLASH: A Reconfigurable Linear Logic Array , 1990, ICPP.

[18]  S. M. Wu,et al.  The IBM High-Level Synthesis System , 1991 .

[19]  Kattamuri Ekanadham,et al.  Incorporating Data Flow Ideas into von Neumann Processors for Parallel Execution , 1987, IEEE Transactions on Computers.

[20]  Ashok K. Agrawala,et al.  Dynamic Problem-Oriented Redefinition of Computer Architecture via Microprogramming , 1978, IEEE Transactions on Computers.

[21]  David A. Padua,et al.  A Second Opinion on Data Flow Machines and Languages , 1982, Computer.

[22]  Jean Vuillemin,et al.  Programmable Active Memories: A Performance Assessment , 1992, Heinz Nixdorf Symposium.