A single-ended low leakage and low voltage 10T SRAM cell with high yield

This paper presents a low leakage power 10T single-ended SRAM cell in the sub-threshold region that improves read, write, and hold stability. While at low voltages, the write-ability is increased by temporarily floating the data node, the read stability of the cell is maintained approximately as equal as the hold state by separating the data-storage node from the read bit line by using only a single transistor. According to Simulations using HSPICE software in 10 nm FinFET technology, the read stability of the proposed cell is approximately 4.8× higher than the conventional 6T at 200 mV. Furthermore, the proposed cell is found to have the lowest static power dissipation, as it tends to be 4% lower than the standard six-transistor cell at this voltage. This study shows that the yield of the proposed cell is higher than 6 σ in all operations, and supply voltages down to 200 mV.

[1]  Mohd. Hasan,et al.  Pseudo differential multi-cell upset immune robust SRAM cell for ultra-low power applications , 2018 .

[2]  A. Senthil Kumar,et al.  A 22 nm FinFET based 6T-SRAM cell design with scaled supply voltage for increased read access time , 2015 .

[3]  Manish Goswami,et al.  Analytical modelling and design of 9T SRAM cell with leakage control technique , 2019, Analog Integrated Circuits and Signal Processing.

[4]  Yo-Sheng Lin,et al.  94 GHz down-conversion mixer with gain enhanced Gilbert cell in 90 nm CMOS , 2017 .

[5]  Ajay Kumar Singh,et al.  Design of a single-ended energy efficient data-dependent-write-assist dynamic (DDWAD) SRAM cell for improved stability and reliability , 2017 .

[6]  C. B. Kushwah,et al.  A Single-Ended With Dynamic Feedback Control 8T Subthreshold SRAM Cell , 2016, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[7]  Rajesh Mehra,et al.  Low-power and high-speed 13T SRAM cell using FinFETs , 2017, IET Circuits Devices Syst..

[8]  David Blaauw,et al.  A 23-mW Face Recognition Processor with Mostly-Read 5T Memory in 40-nm CMOS , 2017, IEEE Journal of Solid-State Circuits.

[9]  Anna W. Topol,et al.  Stable SRAM cell design for the 32 nm node and beyond , 2005, Digest of Technical Papers. 2005 Symposium on VLSI Technology, 2005..

[10]  S. Chouhan,et al.  A robust, ultra low-power, data-dependent-power-supplied 11T SRAM cell with expanded read/write stabilities for internet-of-things applications , 2018, Analog Integrated Circuits and Signal Processing.

[11]  Swarup Bhunia,et al.  A Memory-Based Logic Block With Optimized-for-Read SRAM for Energy-Efficient Reconfigurable Computing Fabric , 2015, IEEE Transactions on Circuits and Systems II: Express Briefs.

[12]  Behzad Ebrahimi,et al.  A near-threshold 7T SRAM cell with high write and read margins and low write time for sub-20 nm FinFET technologies , 2015, Integr..

[13]  Massoud Pedram,et al.  Internal write-back and read-before-write schemes to eliminate the disturbance to the half-selected cells in SRAMs , 2018, IET Circuits Devices Syst..

[14]  K. Mistry,et al.  Low-k interconnect stack with metal-insulator-metal capacitors for 22nm high volume manufacturing , 2012, 2012 IEEE International Interconnect Technology Conference.

[15]  Rohit Lorenzo,et al.  A novel 9T SRAM architecture for low leakage and high performance , 2017 .

[16]  Taejoong Song,et al.  Bitline Charge-Recycling SRAM Write Assist Circuitry for $V_{\mathrm{MIN}}$ Improvement and Energy Saving , 2019, IEEE Journal of Solid-State Circuits.

[17]  Mohammad Sharifkhani,et al.  Statistical Analysis of Read Static Noise Margin for Near/Sub-Threshold SRAM Cell , 2014, IEEE Transactions on Circuits and Systems I: Regular Papers.

[18]  Sied Mehdi Fakhraie,et al.  An 8T Low-Voltage and Low-Leakage Half-Selection Disturb-Free SRAM Using Bulk-CMOS and FinFETs , 2014, IEEE Transactions on Electron Devices.

[19]  Volkan Kursun,et al.  A novel 6T SRAM cell with asymmetrically gate underlap engineered FinFETs for enhanced read data stability and write ability , 2013, International Symposium on Quality Electronic Design (ISQED).

[20]  Tsutomu Yoshimura,et al.  Reexamination of SRAM Cell Write Margin Definitions in View of Predicting the Distribution , 2011, IEEE Transactions on Circuits and Systems II: Express Briefs.

[21]  Ajay Kumar Singh,et al.  A data aware 9T static random access memory cell for low power consumption and improved stability , 2014, Int. J. Circuit Theory Appl..

[22]  Behzad Zeinali,et al.  Low‐leakage sub‐threshold 9 T‐SRAM cell in 14‐nm FinFET technology , 2017, Int. J. Circuit Theory Appl..

[23]  D. Anitha,et al.  Design of low leakage process tolerant SRAM cell , 2017 .