论文信息 - Superlog, a unified design language for system-on-chip

Superlog, a unified design language for system-on-chip

The design of systems consisting of custom software controlling custom digital hardware is easier if a single language can be used for system specification, software development, hardware design and hardware verification. Superlog takes features of existing languages for software development and hardware design, adds features for system specification and hardware verification, and blends them into a single, coherent language.

Peter Flake | Simon J. Davidmann | S. Davidmann | Peter Flake

[1] Anders Olsen,et al. Systems Engineering Using SDL-92 , 1994 .

[2] Luciano Lavagno,et al. ECL: a specification environment for system-level design , 1999, DAC '99.

[3] Stan Y. Liao,et al. An efficient implementation of reactivity for modeling hardware in the scenic design environment , 1997, DAC.

[4] Helaihel,et al. Java as a specification language for hardware-software systems , 1997, 1997 Proceedings of IEEE International Conference on Computer Aided Design (ICCAD).