A 97.99 dB SNDR, 2 kHz BW, 37.1 µW noise-shaping SAR ADC with dynamic element matching and modulation dither effect

A 97.99 dB SNDR, 2 kHz bandwidth noise-shaping SAR ADC was fabricated in 28 nm CMOS process. By integrating residue of 12 bit SAR AD conversion with 3rd order integrator, Σ modulation is achieved and noise floor of AD conversion is shaped. Distortion due to mismatch of capacitive DAC is eliminated by introducing dynamic element matching (DEM) technique and by utilizing modulation dither effect. The ADC consumes 37.1 μW with 100 kHz sampling speed and achieves Schreier's figure of merit (FoMs) of 175.3 dB.

[1]  D.K. Su,et al.  A 0.7-V 100-dB 870-μW digital audio ΣΔ modulator , 2008, 2008 IEEE Symposium on VLSI Circuits.

[2]  Refet Firat Yazicioglu,et al.  A Wearable 8-Channel Active-Electrode EEG/ETI Acquisition System for Body Area Networks , 2014, IEEE Journal of Solid-State Circuits.

[3]  K. Nguyen,et al.  A 106dB SNR hybrid oversampling ADC for digital audio , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[4]  Akira Matsuzawa,et al.  A 9.35-ENOB, 14.8 fJ/conv.-step fully-passive noise-shaping SAR ADC , 2015, 2015 Symposium on VLSI Circuits (VLSI Circuits).

[5]  Michael P. Flynn,et al.  A 90-MS/s 11-MHz-Bandwidth 62-dB SNDR Noise-Shaping SAR ADC , 2012, IEEE Journal of Solid-State Circuits.

[6]  YuQing Yang,et al.  A 114 dB 68 mW chopper-stabilized stereo multi-bit audio A/D converter , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..