论文信息 - A Synthesis-based Bandwidth Enhancing Technique for CML Buffers/Amplifiers

A Synthesis-based Bandwidth Enhancing Technique for CML Buffers/Amplifiers

A synthesis-based bandwidth enhancing technique for current-mode-logic (CML) buffers/amplifiers is presented, which achieves bandwidth-enhancement-ratio (BWER) of 4.84, close to a proven theoretical upper limit of 4.93. By employing a complete step-by-step design methodology, the proposed technique can be applied to any load condition, which is characterized by the ratio between the load capacitance and the output capacitance of the transconductor cell. Several prototype buffer/amplifier circuits are designed using lower order passive networks to save chip area. The test chip is fabricated in a 0.18 mum CMOS process, and measurements show a BWER of 3.8.

[1] Thomas H. Lee,et al. The Design of CMOS Radio-Frequency Integrated Circuits: RF CIRCUITS THROUGH THE AGES , 2003 .

[2] Shen-Iuan Liu,et al. A 0.1-25.5-GHz Differential Cascaded-Distributed Amplifier in 0.18- μm CMOS Technology , 2005, 2005 IEEE Asian Solid-State Circuits Conference.

[3] Behzad Razavi,et al. 40-Gb/s amplifier and ESD protection circuit in 0.18-/spl mu/m CMOS technology , 2004, IEEE Journal of Solid-State Circuits.

[4] D.J. Allstot,et al. Bandwidth Extension Techniques for CMOS Amplifiers , 2006, IEEE Journal of Solid-State Circuits.

[5] H. W. Bode,et al. Network analysis and feedback amplifier design , 1945 .