Minimizing concurrent test time in SoC's by balancing resource usage
暂无分享,去创建一个
[1] Mircea Vladutiu,et al. A comparison of classical scheduling approaches in power-constrained block-test scheduling , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).
[2] Vishwani D. Agrawal,et al. Scheduling tests for VLSI systems under power constraints , 1997, IEEE Trans. Very Large Scale Integr. Syst..
[3] Yervant Zorian,et al. 2001 Technology Roadmap for Semiconductors , 2002, Computer.
[4] Krishnendu Chakrabarty,et al. Accepted for Publication in Ieee Transactions on Computer-aided Design of Integrated Circuits and Systems Test Scheduling for Core-based Systems Using Mixed-integer Linear Programming , 2000 .
[5] Makoto Sugihara,et al. Analysis and minimization of test time in a combined BIST and external test approach , 2000, DATE '00.
[6] Yervant Zorian,et al. A distributed BIST control scheme for complex VLSI devices , 1993, Digest of Papers Eleventh Annual 1993 IEEE VLSI Test Symposium.
[7] Zebo Peng,et al. System-on-Chip Test Parallelization Under Power Constraints , 2001 .
[8] Rochit Rajsuman. Design and Test of Large Embedded Memories: An Overview , 2001, IEEE Des. Test Comput..