Interface circuit synthesis of system-on-chip

Most of the intellectual properties (IPs) of system-on-chip (SoC) are provided by different vendors, and thus they may have various characteristics, making the interface circuit synthesis of SoC a time-consuming and error-prone process. The main contribution of this article is to present an interface synthesis algorithm for power minimisation in interface circuit design of SoC. Moreover, we also study the power and area trade-off in interface circuit synthesis of such systems. By starting from the power-minimal solution, we perform a sequence of power relaxation operations and area-minimising procedures to produce a set of solutions for a given SoC interface circuit design with power and area trade-off considerations. The experimental results demonstrate the effectiveness of our algorithms.

[1]  Ken Mai,et al.  The future of wires , 2001, Proc. IEEE.

[2]  Krishnan Srinivasan,et al.  Application Specific Network-on-Chip Design with Guaranteed Quality Approximation Algorithms , 2007, 2007 Asia and South Pacific Design Automation Conference.

[3]  Ronald L. Rivest,et al.  Introduction to Algorithms , 1990 .

[4]  Luca Benini,et al.  NoC synthesis flow for customized domain specific multiprocessor systems-on-chip , 2005, IEEE Transactions on Parallel and Distributed Systems.

[5]  James D. Meindl,et al.  Interconnect Opportunities for Gigascale Integration , 2002, IEEE Micro.

[6]  Chong-Min Kyung,et al.  Synthesis and optimization of interface hardware between IP's operating at different clock frequencies , 2000, Proceedings 2000 International Conference on Computer Design.

[7]  Corporate Intel Corp..  Peripheral components , 1992 .

[8]  Alberto L. Sangiovanni-Vincentelli,et al.  Automatic synthesis of interfaces between incompatible protocols , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).

[9]  Alberto L. Sangiovanni-Vincentelli,et al.  Coping with Latency in SOC Design , 2002, IEEE Micro.

[10]  L. Benini,et al.  Designing Application-Specific Networks on Chips with Floorplan Information , 2006, 2006 IEEE/ACM International Conference on Computer Aided Design.

[11]  Radu Marculescu,et al.  Application-specific network-on-chip architecture customization via long-range link insertion , 2005, ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005..

[12]  Sujit Dey,et al.  Design space exploration for optimizing on-chip communication architectures , 2004, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[13]  Bill Lin,et al.  Modeling and synthesis of timed asynchronous circuits , 1994, EURO-DAC '94.

[14]  Radu Marculescu,et al.  Energy- and performance-aware mapping for regular NoC architectures , 2005, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[15]  Luciano Lavagno,et al.  A unified signal transition graph model for asynchronous control circuit synthesis , 1992, ICCAD.

[16]  Jordi Cortadella,et al.  Asynchronous interface specification, analysis and synthesis , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).

[17]  Kenneth L. McMillan,et al.  Synthesizing converters between finite state protocols , 1991, [1991 Proceedings] IEEE International Conference on Computer Design: VLSI in Computers and Processors.

[18]  Krishnan Srinivasan,et al.  Linear programming based techniques for synthesis of network-on-chip architectures , 2006, IEEE International Conference on Computer Design: VLSI in Computers and Processors, 2004. ICCD 2004. Proceedings..

[19]  Taewhan Kim,et al.  Synthesis and Optimization of Combinational Interface Circuits , 2002, J. VLSI Signal Process..

[20]  Arcot Sowmya,et al.  Bridge over troubled wrappers:automated interface synthesis , 2004, 17th International Conference on VLSI Design. Proceedings..

[21]  C. A. R. Hoare,et al.  Communicating sequential processes , 1978, CACM.

[22]  Christos H. Papadimitriou,et al.  On the complexity of integer programming , 1981, JACM.