A memory efficient scheme for hardware implementation of log-MAP turbo decoder

A new scheme for storing the extrinsic information for hardware implementation of the log-AMP turbo decoder is proposed . With the new scheme, over one fourth of the storage space can be saved in a log-MAP turbo decoder. This decoder is more flexible for various coding block sizes.

[1]  John Cocke,et al.  Optimal decoding of linear codes for minimizing symbol error rate (Corresp.) , 1974, IEEE Trans. Inf. Theory.

[2]  S. Pasupathy,et al.  Low-complexity parallel-structure symbol-by-symbol detection for ISI channels , 1989, Conference Proceeding IEEE Pacific Rim Conference on Communications, Computers and Signal Processing.

[3]  A. Glavieux,et al.  Near Shannon limit error-correcting coding and decoding: Turbo-codes. 1 , 1993, Proceedings of ICC '93 - IEEE International Conference on Communications.