Modified Collision-Free Interleavers for High Speed Turbo Decoding

Inter-window shuffle (IWS) interleavers are a class of collision-free (CF) interleavers that have been applied to parallel turbo decoding. In this paper, we present modified IWS (M-IWS) interleavers that can further increase turbo decoding throughput only at the expense of slight performance degradation. By deriving the number of M-IWS interleavers, we demonstrate that the number is much smaller than that of IWS interleavers, whereas they both have a very simple algebraic representation. Further, it is shown by analysis that under given conditions, storage requirements of M-IWS interleavers can be reduced to only 368 storage bits for variable interleaving lengths. In order to realize parallel outputs of the on-line interleaving addresses, a low-complexity architecture design of M-IWS interleavers for parallel turbo decoding is proposed, which also supports variable interleaving lengths. Therefore, the M-IWS interleavers are very suitable for the turbo decoder in next generation communication systems with the high data rate and low latency requirements.

[1]  Shu Lin,et al.  Two simple stopping criteria for turbo decoding , 1999, IEEE Trans. Commun..

[2]  P. Glenn Gulak,et al.  Reduced complexity symbol detectors with parallel structure for ISI channels , 1994, IEEE Trans. Commun..

[3]  Brian K. Classon,et al.  Contention-Free Interleavers for High-Throughput Turbo Decoding , 2008, IEEE Transactions on Communications.

[4]  A. Glavieux,et al.  Near Shannon limit error-correcting coding and decoding: Turbo-codes. 1 , 1993, Proceedings of ICC '93 - IEEE International Conference on Communications.

[5]  Sergio Benedetto,et al.  Mapping interleaving laws to parallel turbo and LDPC decoder architectures , 2004, IEEE Transactions on Information Theory.

[6]  Mohammad Ali Khalighi,et al.  Effect of mismatched SNR on the performance of log-MAP turbo detector , 2003, IEEE Trans. Veh. Technol..

[7]  A. Giulietti,et al.  Parallel turbo coding interleavers: avoiding collisions in accesses to storage elements , 2002 .

[8]  Wern-Ho Sheen,et al.  Architecture Design of QPP Interleaver for Parallel Turbo Decoding , 2010, 2010 IEEE 71st Vehicular Technology Conference.

[9]  Indrajit Chakrabarti,et al.  An improved low-power high-throughput log-MAP turbo decoder , 2010, IEEE Transactions on Consumer Electronics.

[10]  S. Benedetto,et al.  Variable-size interleaver design for parallel turbo decoder architectures , 2005, IEEE Transactions on Communications.

[11]  Yeheskel Bar-Ness,et al.  A parallel MAP algorithm for low latency turbo decoding , 2002, IEEE Communications Letters.

[12]  Paul Guinand,et al.  High-performance low-memory interleaver banks for turbo-codes , 2001, IEEE 54th Vehicular Technology Conference. VTC Fall 2001. Proceedings (Cat. No.01CH37211).

[13]  Orhan Gazi,et al.  Prunable Collision Free Random Interleaver Design , 2012, Wirel. Pers. Commun..

[14]  Li-Xin Li,et al.  The Performance of ST-Turbo TC Based on the Improved Log-MAP Algorithm , 2012, Wirel. Pers. Commun..

[15]  Matthew Valenti,et al.  Turbo Codes , 2007 .

[16]  Lajos Hanzo,et al.  Comparative study of turbo decoding techniques: an overview , 2000, IEEE Trans. Veh. Technol..