Design of delay-verifiable combinational logic by adding extra inputs

Correct operation of logic circuits requires not only the functional correctness, but also the correctness of temporal behavior. This paper deals with the problem of delay testability of two-level circuits through adding extra inputs. A design of delay-verifiable combinational logic by adding extra inputs is proposed, and a synthesis procedure is given. Experimental results show that the hardware overhead is about 1/3 of that of the methods proposed previously (1987, 1991), which aim at robust testable or VNR testable circuits. In fact, it is good enough to guarantee delay verifiability to satisfy the requirement of temporal correctness.

[1]  S. M. Reddy,et al.  On the design of path delay fault testable combinational circuits , 1990, [1990] Digest of Papers. Fault-Tolerant Computing: 20th International Symposium.

[2]  Sudhakar M. Reddy,et al.  On the detection of delay faults , 1988, International Test Conference 1988 Proceeding@m_New Frontiers in Testing.

[3]  Irith Pomeranz,et al.  ACHIEVING COMPLETE DELAY FAULT TESTABILITY BY EXTRA INPUTS , 1991, 1991, Proceedings. International Test Conference.

[4]  Kwang-Ting Cheng,et al.  Classification and identification of nonrobust untestable path delay faults , 1996, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[5]  Premachandran R. Menon,et al.  Synthesis of Delay-Verifiable Combinational Circuits , 1995, IEEE Trans. Computers.

[6]  Kurt Keutzer,et al.  Validatable nonrobust delay-fault testable circuits via logic synthesis , 1992, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[7]  Kurt Keutzer,et al.  Synthesis of robust delay-fault-testable circuits: theory , 1992, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[8]  Kurt Keutzer,et al.  Synthesis and optimization procedures for robustly delay-fault testable combinational logic circuits , 1990, DAC '90.