Hybrid approximate multiplier architectures for improved power-accuracy trade-offs
暂无分享,去创建一个
[1] Puneet Gupta,et al. Trading Accuracy for Power with an Underdesigned Multiplier Architecture , 2011, 2011 24th Internatioal Conference on VLSI Design.
[2] Paolo Ienne,et al. Variable Latency Speculative Addition: A New Paradigm for Arithmetic Circuit Design , 2008, 2008 Design, Automation and Test in Europe.
[3] Peng Li,et al. A model for array-based approximate arithmetic computing with application to multiplier and squarer design , 2014, 2014 IEEE/ACM International Symposium on Low Power Electronics and Design (ISLPED).
[4] Kaushik Roy,et al. MACACO: Modeling and analysis of circuits for approximate computing , 2011, 2011 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).
[5] Behrooz Parhami,et al. Computer arithmetic - algorithms and hardware designs , 1999 .
[6] Kiamal Z. Pekmestzi,et al. Approximate Multiplier Architectures Through Partial Product Perforation: Power-Area Tradeoffs Analysis , 2015, ACM Great Lakes Symposium on VLSI.
[7] Fabrizio Lombardi,et al. Design and Analysis of Approximate Compressors for Multiplication , 2015, IEEE Transactions on Computers.
[8] Fabrizio Lombardi,et al. A low-power, high-performance approximate multiplier with configurable partial error recovery , 2014, 2014 Design, Automation & Test in Europe Conference & Exhibition (DATE).
[9] Yang Liu,et al. Computation Error Analysis in Digital Signal Processing Systems With Overscaled Supply Voltage , 2010, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[10] Kaushik Roy,et al. IMPACT: IMPrecise adders for low-power approximate computing , 2011, IEEE/ACM International Symposium on Low Power Electronics and Design.
[11] Henry Hoffmann,et al. Managing performance vs. accuracy trade-offs with loop perforation , 2011, ESEC/FSE '11.
[12] Bala Shetty,et al. The nonlinear knapsack problem - algorithms and applications , 2002, Eur. J. Oper. Res..
[13] Fabrizio Lombardi,et al. New Metrics for the Reliability of Approximate and Probabilistic Adders , 2013, IEEE Transactions on Computers.
[14] Zhi-Hui Kong,et al. Design of Low-Power High-Speed Truncation-Error-Tolerant Adder and Its Application in Digital Signal Processing , 2010, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.