An Energy-Efficient Core Mapping Algorithm on Network on Chip (NoC)

[1]  Computing Accurate Performance Bounds for Best Effort Networks-on-Chip , 2013, IEEE Transactions on Computers.

[2]  G. K. Sharma,et al.  An efficient energy- and bandwidth- aware mapping algorithm for regular NoC architecture , 2010, NoCArc '10.

[3]  Krishnan Srinivasan,et al.  A technique for low energy mapping and routing in network-on-chip architectures , 2005, ISLPED '05. Proceedings of the 2005 International Symposium on Low Power Electronics and Design, 2005..

[4]  G. Edward Suh,et al.  Quadrisection-based task mapping on many-core processors for energy-efficient on-chip communication , 2013, 2013 Seventh IEEE/ACM International Symposium on Networks-on-Chip (NoCS).

[5]  Tianzhou Chen,et al.  A fast algorithm for energy-aware mapping of cores onto WK-recursive NoC under performance constraints , 2009, 2009 International Conference on High Performance Computing (HiPC).

[6]  Vasantha Moodabettu Harishchandra,et al.  System level fault-tolerance core mapping and FPGA-based verification of NoC , 2017, Microelectron. J..

[7]  Naresh Kumar Reddy Beechu,et al.  Energy-Aware and Reliability-Aware Mapping for NoC-Based Architectures , 2018, Wirel. Pers. Commun..

[8]  Naresh Kumar Reddy Beechu,et al.  Hardware implementation of fault tolerance NoC core mapping , 2018, Telecommun. Syst..

[9]  Nectarios Koziris,et al.  An efficient algorithm for the physical mapping of clustered task graphs onto multiprocessor architectures , 2000, Proceedings 8th Euromicro Workshop on Parallel and Distributed Processing.

[10]  Naresh Kumar Reddy Beechu,et al.  An energy-efficient fault-aware core mapping in mesh-based network on chip systems , 2017, J. Netw. Comput. Appl..

[11]  M. H. Vasantha,et al.  Communication energy constrained spare core on NoC , 2015, 2015 6th International Conference on Computing, Communication and Networking Technologies (ICCCNT).

[12]  An-Yeu Wu,et al.  A New Binomial Mapping and Optimization Algorithm for Reduced-Complexity Mesh-Based On-Chip Network , 2007, First International Symposium on Networks-on-Chip (NOCS'07).

[13]  Y. B. Nithin Kumar,et al.  A fine grained position for modular core on NoC , 2015, 2015 International Conference on Computer, Communication and Control (IC4).

[14]  Ahmed Louri,et al.  Extending the Energy Efficiency and Performance With Channel Buffers, Crossbars, and Topology Analysis for Network-on-Chips , 2013, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[15]  Naresh Kumar Reddy Beechu,et al.  High-performance and energy-efficient fault-tolerance core mapping in NoC , 2017, Sustain. Comput. Informatics Syst..

[16]  Luca Benini,et al.  Networks on Chips : A New SoC Paradigm , 2022 .

[17]  Kumar Y. B. Nithin,et al.  A Gracefully Degrading and Energy-Efficient Fault Tolerant NoC Using Spare Core , 2016, 2016 IEEE Computer Society Annual Symposium on VLSI (ISVLSI).

[18]  Srinivasan Murali,et al.  Bandwidth-constrained mapping of cores onto NoC architectures , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.