Turbo1500: Toward Core-Based Design for Test and Diagnosis Using the IEEE 1500 Standard

This paper describes a core-based test and diagnosis integration and automation system, called Turbo1500, which automatically synthesizes test and diagnosis logic in accordance with the IEEE 1500 standard. Turbo1500 serves two major purposes. One is for use as a core test automation tool in a system-on-chip (SOC) environment to automatically connect multiple cores from various sources and create testbenches each targeting an individual core under the control of a chip-level test access port (TAP) controller. The other is for hierarchical (block-by-block) core test and diagnosis when chips on a printed-circuit board are embedded with 1149.1 boundary scan I/O cells and cores under test and diagnosis are surrounded with 1500-compliant wrapper cells. Application experience showed that the simplicity of the IEEE 1500 standard combined with an easy-to-use automation tool can make core-based design for test and diagnosis no longer a nightmare, especially when some cores are extremely large or complex.

[1]  Srikanth Venkataraman,et al.  Design for Debug and Diagnosis , 2008 .

[2]  Shi-Yu Huang Chapter 7 – Logic Diagnosis , 2006 .

[3]  Rohit Kapur,et al.  Historical Perspective on Scan Compression , 2008, IEEE Design & Test of Computers.

[4]  Shianling Wu,et al.  A Novel and Practical Control Scheme for Inter-Clock At-Speed Testing , 2006, 2006 IEEE International Test Conference.

[5]  Vishwani D. Agrawal,et al.  Essentials of electronic testing for digital, memory, and mixed-signal VLSI circuits [Book Review] , 2000, IEEE Circuits and Devices Magazine.

[6]  Nur A. Touba,et al.  Survey of Test Vector Compression Techniques , 2006, IEEE Design & Test of Computers.

[7]  Kuen-Jong Lee,et al.  An embedded processor based SOC test platform , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[8]  Wen-Ben Jone,et al.  System/Network-On-Chip Test Architectures , 2008 .

[9]  Shianling Wu,et al.  VirtualScan: a new compressed scan technology for test cost reduction , 2004 .

[10]  Hsin-Po Wang,et al.  A method and apparatus for diagnosing failures in an integrated circuit using techniques of the type design-for-debug (DFD) , 2002 .

[11]  Cheng-Wen Wu,et al.  An SOC test integration platform and its industrial realization , 2004 .

[12]  A. J. van de Goor,et al.  Testing Semiconductor Memories: Theory and Practice , 1998 .

[13]  Dimitris Gizopoulos Advances in electronic testing : challenges and methodologies , 2006 .

[14]  Yervant Zorian,et al.  On IEEE P1500's Standard for Embedded Core Test , 2002, J. Electron. Test..

[15]  Shianling Wu,et al.  VirtualScan: Test Compression Technology Using Combinational Logic and One-Pass ATPG , 2008, IEEE Design & Test of Computers.

[16]  Erik Jan Marinissen,et al.  The Role of Test Protocols in Automated Test Generation for Embedded-Core-Based System ICs , 2002, J. Electron. Test..