Program-based dynamic precision selection framework with a dual-mode unified shader for mobile GPUs

To extend the life of battery-driven mobile devices while maintaining image quality, this work proposes a Program-based Dynamic Precision Selection (PDPS) framework with a dual-mode unified shader. Since fixed-point arithmetic can be performed faster and more energy-efficiently than floating-point arithmetic on power-limited devices, the use of fixed-point rather than floating-point rendering is a critical concern. The proposed PDPS framework is composed of a runtime profile-based mechanism for automatically determining the precision of each shading program in fixed-point arithmetic. Additionally, a scene change detection mechanism is developed to recalculate the rendering precision whenever a 3D scene changes. The results reveal an average 18% reduction in energy and 35% faster performance under fixed-point rendering. The degradation in rendered image quality under the proposed PDPS cannot be detected by the naked eye, and the PSNR is an average of 15% better than that achieved using related approach.

[1]  Chen-Yu Chen,et al.  A Dual-Mode Unified Shader with Frame-Based Dynamic Precision Adjustment for Mobile GPUs , 2011, 2011 IFIP 9th International Conference on Embedded and Ubiquitous Computing.

[2]  Anselmo Lastra,et al.  Energy-precision tradeoffs in mobile Graphics Processing Units , 2008, 2008 IEEE International Conference on Computer Design.

[3]  Hoi-Jun Yoo,et al.  A 155-mW 50-m vertices/s graphics processor with fixed-point programmable vertex shader for mobile applications , 2006, IEEE Journal of Solid-State Circuits.

[4]  Michael G. Strintzis,et al.  Optimized transmission of JPEG2000 streams over wireless channels , 2006, IEEE Transactions on Image Processing.

[5]  Earl E. Swartzlander,et al.  Power-delay characteristics of CMOS multipliers , 1997, Proceedings 13th IEEE Sympsoium on Computer Arithmetic.

[6]  Samarjit Chakraborty,et al.  Power Management of Interactive 3D Games Using Frame Structures , 2008, 21st International Conference on VLSI Design (VLSID 2008).

[7]  Anselmo Lastra,et al.  An energy model for graphics processing units , 2010, 2010 IEEE International Conference on Computer Design.

[8]  Sarita V. Adve,et al.  The impact of technology scaling on lifetime reliability , 2004, International Conference on Dependable Systems and Networks, 2004.

[9]  Carlos González,et al.  ATTILA: a cycle-level execution-driven simulator for modern GPU architectures , 2006, 2006 IEEE International Symposium on Performance Analysis of Systems and Software.

[10]  Glenn Reinman,et al.  Fool me twice: Exploring and exploiting error tolerance in physics-based animation , 2009, TOGS.

[11]  Margaret Martonosi,et al.  Wattch: a framework for architectural-level power analysis and optimizations , 2000, Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat. No.RS00201).

[12]  Tomas Akenine-Möller,et al.  Graphics for the masses: a hardware rasterization architecture for mobile phones , 2003, ACM Trans. Graph..

[13]  Jianfei Cai,et al.  Robust Transmission of JPEG2000 Encoded Images Over Packet Loss Channels , 2007, 2007 IEEE International Conference on Multimedia and Expo.

[14]  Hoi-Jun Yoo,et al.  A programmable vertex shader with fixed-point SIMD datapath for low power wireless applications , 2004, Graphics Hardware.

[15]  Randima Fernando,et al.  GPU Gems: Programming Techniques, Tips and Tricks for Real-Time Graphics , 2004 .

[16]  Preeti Ranjan Panda,et al.  Rank based dynamic voltage and frequency scaling for tiled graphics processors , 2010, 2010 IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS).

[17]  J. Bormans,et al.  3D computational graceful degradation , 2000, 2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353).

[18]  Amitabh Varshney,et al.  Variable-precision rendering , 2001, I3D '01.

[19]  Milos D. Ercegovac,et al.  The Art of Deception: Adaptive Precision Reduction for Area Efficient Physics Acceleration , 2007, 40th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2007).