Size-free MEMS-IC high-efficient integration by using carrier wafer with self-assembled monolayer (SAM) fine pattern

Wafer level integration of MEMS with IC will dramatically improve integration efficiency and reduce production cost. However, up to date, the large residual stress and the none-flat surface of MEMS processed wafers are still intractable problems. Besides, the expensive through-silicon vias (TSVs) process and the limitation of both die size and wafer size in wafer level integration are other difficult barriers that strictly restrict the flexibility of MEMS structure design and fabrication process. Therefore, a flexible approach by using self-assembled monolayer (SAM) coated carrier wafer was developed in our work for size-free MEMS and IC integration. First, MEMS and/or IC dies are self-aligned and temporarily bonded onto binding-sites, which was defined by hydrophobic-SAM (FDTS, CF3(CF2)7(CH2)2SiCl3) on carrier wafer. Then, those dies are simultaneously transferred to target IC processed wafer or interposer wafer by wafer level permanent bonding. The vapor phase deposited and lift-off patterned hydrophobic-SAM, FDTS, allows high speed self-align of MEMS and IC dies with various sizes and thicknesses onto binding-sites by surface tension of H2O with high accuracy (<;1μm). Carefully designed FDTS fine pattern was also proved effective to control the bonding strength (die shear strength <;0.01 kgf with controlling by FDTS; 3.5~4.0 kgf without FDTS fine pattern). It enables easy debonding of those dies from carrier wafer after permanent bonding step. An experimental prototype system was developed to investigate the process parameters, e.g. volume of H2O for self-assembly, wafer temperature for H2O evaporation, annealing process for bonding strength control, and etc. This simple and low cost approach offers unique merits of high flexibility in both geometries of the dies/wafers and processes of the devices with reasonably high efficiency when compared to C2C or C2W integration. This approach will be considerably valued for prototype development and low-medium volume production of MEMS-IC integrated systems, e.g. wireless sensor nodes.

[1]  Walter Lang,et al.  Thermal stability of vapor phase deposited self-assembled monolayers for MEMS anti-stiction , 2006 .

[2]  John H. Lau,et al.  Development of through silicon via (TSV) interposer technology for large die (21×21mm) fine-pitch Cu/low-k FCBGA package , 2009, 2009 59th Electronic Components and Technology Conference.

[3]  J. Lu,et al.  Assembly of super compact wireless sensor nodes for environmental monitoring applications , 2013, 2013 Symposium on Design, Test, Integration and Packaging of MEMS/MOEMS (DTIP).

[4]  Robert Piche,et al.  Uninterrupted portable car navigation system using GPS, map and inertial sensors data , 2009, 2009 IEEE 13th International Symposium on Consumer Electronics.

[5]  E. Esashi Wafer level packaging of MEMS , 2009 .

[6]  L. Di Cioccio,et al.  Enabling technologies for 3D integration: From packaging miniaturization to advanced stacked ICs , 2008, 2008 IEEE International Electron Devices Meeting.

[7]  Anna W. Topol,et al.  Enabling technologies for wafer-level bonding of 3D MEMS and integrated circuit structures , 2004, 2004 Proceedings. 54th Electronic Components and Technology Conference (IEEE Cat. No.04CH37546).

[8]  M. Koyanagi,et al.  Surface tension-driven chip self-assembly with load-free hydrogen fluoride-assisted direct bonding at room temperature for three-dimensional integrated circuits , 2010 .

[9]  Wei Lu,et al.  Self-Assembly for Semiconductor Industry , 2007, IEEE Transactions on Semiconductor Manufacturing.

[10]  Kiyoshi Itao,et al.  Integrated sensing systems for health and safety , 2011, 2011 Symposium on Design, Test, Integration & Packaging of MEMS/MOEMS (DTIP).

[11]  Nobuaki Miyakawa,et al.  Multilayer stacking technology using wafer-to-wafer stacked method , 2008, JETC.

[12]  Sundman Bo.,et al.  エレクトロウェッティングディスプレイの油脱ぬれパターンの観測と光学的意味 | 文献情報 | J-GLOBAL 科学技術総合リンクセンター , 2008 .

[13]  Jian Lu,et al.  High-Efficient Chip to Wafer Self-Alignment and Bonding Applicable to MEMS-IC Flexible Integration , 2013, IEEE Sensors Journal.

[14]  R. Maeda,et al.  High-efficient Chip to Wafer Self-alignment and Bonding for Flexible and Size-free MEMS-IC Integration , 2012 .

[15]  Frank Niklaus,et al.  Wafer-Level Heterogeneous Integration for MOEMS, MEMS, and NEMS , 2011, IEEE Journal of Selected Topics in Quantum Electronics.

[16]  M. Kumagai,et al.  Advanced dicing technology for semiconductor wafer -Stealth Dicing , 2006, 2006 IEEE International Symposium on Semiconductor Manufacturing.

[17]  Neelam Srivastava Challenges of Next-Generation Wireless Sensor Networks and its impact on Society , 2010, ArXiv.

[18]  Gerard C. M. Meijer,et al.  Smart sensor systems , 2008 .