Effects of microstrip line fabrication and design on high-speed signal integrity transmission of PCB manufacturing process
暂无分享,去创建一个
Wei He | Wenjun Yang | Guoyun Zhou | Yuanming Chen | Shouxu Wang | Xiaolan Xu | Xinhong Su | Yongshuan Hu
[1] Jamil Kawa,et al. Modeling and analysis of differential signaling for minimizing inductive cross-talk , 2001, DAC '01.
[2] Daniël De Zutter,et al. Influence of the trapezoidal cross-section of single and coupled inverted embedded microstrip lines on signal integrity , 2011 .
[3] B. J. Rubin,et al. Study of meander line delay in circuit boards , 1999, IEEE 8th Topical Meeting on Electrical Performance of Electronic Packaging (Cat. No.99TH8412).
[4] W. Eisenstadt,et al. Combined differential and common-mode scattering parameters: theory and simulation , 1995 .
[5] Catalin Negrea,et al. Analysis of crosstalk effects on single ended signal lines crossing split reference planes , 2016, 2016 IEEE 22nd International Symposium for Design and Technology in Electronic Packaging (SIITME).
[6] Tzong-Lin Wu,et al. Overview of Signal Integrity and EMC Design Technologies on PCB: Fundamentals and Latest Progress , 2013, IEEE Transactions on Electromagnetic Compatibility.
[7] Md. Misbahuddin,et al. S-Parameter Modeling and Analysis of RGLC Interconnect for Signal Integrity , 2017, 2017 International Conference on Recent Trends in Electrical, Electronics and Computing Technologies (ICRTEECT).
[8] Dan Pitica,et al. Controlling the signal integrity through the geometry of the microstrip on the digital PCBs , 2010, 3rd Electronics System Integration Technology Conference ESTC.
[9] Qing He,et al. Design of a Controllable Delay Line , 2010, IEEE Transactions on Advanced Packaging.
[10] L. Green,et al. Signal integrity , 1998, Northcon/98. Conference Proceedings (Cat. No.98CH36264).
[11] Impact of geometry of embedded pattern layer on signal integrity of coupled microstrips , 2014, 2014 IEEE 23rd Conference on Electrical Performance of Electronic Packaging and Systems.
[12] Melinda Piket-May,et al. The impact of a nonideal return path on differential signal integrity , 2002 .
[13] Zhaoqing Chen. Packaging system S-parameter model decomposition and on-demand composition using directional junctions for signal integrity transient simulation , 2009, 2009 59th Electronic Components and Technology Conference.
[14] Tzong-Lin Wu,et al. A new common-mode EMI suppression technique for GHz differential signals crossing slotted reference planes , 2010, 2010 IEEE International Symposium on Electromagnetic Compatibility.
[15] Ruey-Beei Wu,et al. Reduction in Reflections and Ground Bounce for Signal Line Over Slotted Power Plane Using Differential Coupled Microstrip Lines , 2009, IEEE Transactions on Advanced Packaging.
[16] Jingook Kim,et al. Effects on signal integrity and radiated emission by split reference plane on high-speed multilayer printed circuit boards , 2005 .