3-D topography simulation of via holes using generalized solid modeling
暂无分享,去创建一个
S. Tazawa | A. Yoshii | D. L. Scharfetter | D. Scharfetter | F. Leon | S. Tazawa | A. Yoshii | K. Saito | F. A. Leon | G. D. Anderson | T. Abe | K. Saito | G. Anderson | T. Abe
[1] Michael A. Wesley,et al. OYSTER: A Study of Integrated Circuits as Three Dimensional Structures , 1983, IBM J. Res. Dev..
[2] Y. Akasaka,et al. Three-dimensional topography simulation model: etching and lithography , 1990 .
[3] S. Tazawa,et al. A general characterization and simulation method for deposition and etching technology , 1992 .
[4] Martti Mäntylä,et al. Introduction to Solid Modeling , 1988 .