An improved source design for scan BIST

Recently, Markov sources were shown to achieve 100% fault efficiency at low area overhead when used as pseudo-random pattern generators in scan BIST. In this paper we give a new method of designing Markov sources. The new design attempts to match probabilities of 1 to 0 and 0 to 1 transitions in consecutive bits of a set of test vectors, taking into account that the transition probabilities may be different for different bit positions. Experimental results show that the proposed method considerably reduces the hardware overhead and test lengths required to achieve 100% fault coverage.

[1]  Paul H. Bardell,et al.  Self-Testing of Multichip Logic Modules , 1982, International Test Conference.

[2]  Dhiraj K. Pradhan,et al.  LOT: Logic optimization with testability - new transformations using recursive learning , 1995, Proceedings of IEEE International Conference on Computer Aided Design (ICCAD).

[3]  Vishwani D. Agrawal,et al.  A Tutorial on Built-In Self-Test, Part 2: Applications , 1993, IEEE Des. Test Comput..

[4]  Sungho Kang,et al.  A new multiple weight set calculation algorithm , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).

[5]  Nur A. Touba,et al.  Bit-fixing in pseudorandom sequences for scan BIST , 2001, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[6]  Janusz Rajski,et al.  Constructive multi-phase test point insertion for scan-based BIST , 1996, Proceedings International Test Conference 1996. Test and Design Validity.

[7]  Patrick Girard,et al.  Hidden Markov and independence models with patterns for sequential BIST , 2000, Proceedings 18th IEEE VLSI Test Symposium.

[8]  Irith Pomeranz,et al.  Pseudo random patterns using Markov sources for scan BIST , 2002, Proceedings. International Test Conference.

[9]  Andrzej Krasniewski,et al.  Circular self-test path: a low-cost BIST technique for VLSI circuits , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[10]  B. Koenemann,et al.  Built-in logic block observation techniques , 1979 .

[11]  Bernard Courtois,et al.  Built-In Test for Circuits with Scan Based on Reseeding of Multiple-Polynomial Linear Feedback Shift Registers , 1995, IEEE Trans. Computers.

[12]  B. Koneman,et al.  LFSR-Coded Test Patterns for Scan Designs , 1993 .

[13]  Hans-Joachim Wunderlich.  Multiple distributions for biased random test patterns , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[14]  B. Courtois,et al.  GENERATION OF VECTOR PATTERNS THROUGH RESEEDING OF , 1992 .

[15]  Benoit Nadeau-Dostie,et al.  A new procedure for weighted random built-in self-test , 1990, Proceedings. International Test Conference 1990.

[16]  Chen-Huan Chiang,et al.  Random Pattern Testable Logic Synthesis , 1994, IEEE/ACM International Conference on Computer-Aided Design.

[17]  Seongrnoon Wang,et al.  Low hardware overhead scan based 3-weight weighted random BIST , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).

[18]  Irith Pomeranz,et al.  A scan BIST generation method using a markov source and partial bit-fixing , 2003, DAC '03.