A 22 nm FinFET based 6T-SRAM cell design with scaled supply voltage for increased read access time

In ultra deep submicron technologies the process variation makes a vital impact on the design. The favorable device characteristic of FinFET avails them as a popular contender for a replacement of CMOS technologies. An optimal approach to increase the access time of a 6T-SRAM cell based on 22 nm FinFET technology is presented in this paper. The approach considers the statistical variation of supply voltage (Vdd) and their corresponding access time variation (read and write) due to technological transform. The spice code is developed and analyzed using HSPICE EDA tool. The simulation results of the read and write access time are evaluated using HSPICE and with Custom WaveView. The results show 11.057 and 12.233 ps for read and write access time at Vdd = 0.80 V which is the nominal voltage for 22 nm FinFET. The power consumption of the 6T-SRAM cell based on the proposed technique is 0.140 mW (at Vdd = 0.80 V) which is explored using Monte Carlo simulation in HSPICE.

[1]  R. Keerthi,et al.  Stability and Static Noise Margin Analysis of Low-Power SRAM , 2008, 2008 IEEE Instrumentation and Measurement Technology Conference.

[2]  Sani R. Nassif,et al.  The Impact of Random Device Variation on SRAM Cell Stability in Sub-90-nm CMOS Technologies , 2008, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[3]  C. Auth,et al.  A 22nm high performance and low-power CMOS technology featuring fully-depleted tri-gate transistors, self-aligned contacts and high density MIM capacitors , 2012, 2012 Symposium on VLSI Technology (VLSIT).

[4]  V. Trivedi,et al.  Nanoscale FD/SOI CMOS: thick or thin BOX? , 2005, IEEE Electron Device Letters.

[5]  Resve Saleh,et al.  Analysis and Design of Digital Integrated Circuits , 1983 .

[6]  Debasis Mukherjee,et al.  Static Noise Margin Analysis of SRAM Cell for High Speed Application , 2010 .

[7]  Mohab Anis,et al.  Statistical Design of the 6T SRAM Bit Cell , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.

[8]  Zheng Guo,et al.  FinFET-based SRAM design , 2005, ISLPED '05. Proceedings of the 2005 International Symposium on Low Power Electronics and Design, 2005..

[9]  Keunwoo Kim,et al.  Double-gate CMOS: symmetrical- versus asymmetrical-gate devices , 2001 .

[10]  Manisha Pattanaik,et al.  Design and Analysis of a Novel Low-Power SRAM Bit-Cell Structure at Deep-Sub-Micron CMOS Technology for Mobile Multimedia Applications , 2011 .

[11]  Olivier Thomas,et al.  Sub-1V, Robust and Compact 6T SRAM cell in Double Gate MOS technology , 2007, 2007 IEEE International Symposium on Circuits and Systems.

[12]  Zhao Wang,et al.  Power efficient partial product compression , 2011, GLSVLSI '11.

[13]  S. Kosonocky,et al.  Fluctuation limits & scaling opportunities for CMOS SRAM cells , 2005, IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest..

[14]  Md. Syedul Amin,et al.  Design of an 8-cell Dual Port SRAM in 0.18-μm CMOS Technology , 2013 .

[15]  L. Mathew,et al.  Carrier Mobility/Transport in Undoped-UTB DG FinFETs , 2007, IEEE Transactions on Electron Devices.

[16]  S. Dasgupta,et al.  A comparative study of 6T, 8T and 9T decanano SRAM cell , 2009, 2009 IEEE Symposium on Industrial Electronics & Applications.

[17]  Massimo Alioto,et al.  Ultra-Low Power VLSI Circuit Design Demystified and Explained: A Tutorial , 2012, IEEE Transactions on Circuits and Systems I: Regular Papers.

[18]  Kaushik Roy,et al.  Modeling of failure probability and statistical design of SRAM array for yield enhancement in nanoscaled CMOS , 2005, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[19]  Li-Shiuan Peh,et al.  Leakage power modeling and optimization in interconnection networks , 2003, ISLPED '03.

[20]  E. Seevinck,et al.  Static-noise margin analysis of MOS SRAM cells , 1987 .

[21]  Ching-Te Chuang,et al.  Physical compact model for threshold voltage in short-channel double-gate devices , 2003, International Conference on Simulation of Semiconductor Processes and Devices, 2003. SISPAD 2003..

[22]  Kaushik Roy,et al.  Reduction of Parametric Failures in Sub-100-nm SRAM Array Using Body Bias , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[23]  Vojin G. Oklobdzija,et al.  A Method for Speed Optimized Partial Product Reduction and Generation of Fast Parallel Multipliers Using an Algorithmic Approach , 1996, IEEE Trans. Computers.

[24]  Takayasu Sakurai,et al.  Delay analysis of series-connected MOSFET circuits , 1991 .

[25]  Zhao Wang,et al.  TonyChopper: A desynchronization package , 2014, 2014 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[26]  Yu-Jun Zheng,et al.  Bio-Inspired Meta-Heuristics for Emergency Transportation Problems , 2014, Algorithms.

[27]  J. Bokor,et al.  FinFET-a quasi-planar double-gate MOSFET , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).

[28]  Liang-Gee Chen,et al.  A 5mW MPEG4 SP encoder with 2D bandwidth-sharing motion estimation for mobile applications , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[29]  R. Engelbrecht,et al.  DIGEST of TECHNICAL PAPERS , 1959 .

[30]  Zhao Wang,et al.  A New Approach for Gate-Level Delay-Insensitive Asynchronous Logic , 2015, Circuits Syst. Signal Process..