Fast Transient Low-Dropout Voltage Regulator With Hybrid Dynamic Biasing Technique for SoC Application

This brief presents a low-dropout (LDO) voltage regulator without output capacitors that achieves fast transient responses by hybrid dynamic biasing. The hybrid dynamic biasing in the proposed transient improvement circuit is activated through capacitive coupling. The proposed circuit senses the LDO regulator output change so as to increase the bias current instantly. The proposed circuit was applied to an LDO regulator without output capacitors implemented in standard 0.35- μm CMOS technology. The device consumes only 25 μA of quiescent current with a dropout voltage of 180 mV. The proposed circuit reduces the output voltage spike of the LDO regulator to 80 mV when the output current is changed from 0 to 100 mA. The output voltage spike is reduced to 20 mV when the supply voltage varies between 1.3 and 2.3 V with a load current of 100 mA.

[1]  Edgar Sánchez-Sinencio,et al.  Full On-Chip CMOS Low-Dropout Voltage Regulator , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.

[2]  T. Karnik,et al.  Area-efficient linear regulator with ultra-fast load regulation , 2005, IEEE Journal of Solid-State Circuits.

[3]  Tsz Yin Man,et al.  A High Slew-Rate Push–Pull Output Amplifier for Low-Quiescent Current Low-Dropout Regulators With Transient-Response Improvement , 2007, IEEE Transactions on Circuits and Systems II: Express Briefs.

[4]  José Silva-Martínez,et al.  A frequency compensation scheme for LDO voltage regulators , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.

[5]  Annajirao Garimella,et al.  Reverse Nested Miller Compensation Using Current Buffers in a Three-Stage LDO , 2010, IEEE Transactions on Circuits and Systems II: Express Briefs.

[6]  Shen-Iuan Liu,et al.  A Capacitor-free CMOS Low Dropout Regulator with Slew Rate Enhancement , 2006, 2006 International Symposium on VLSI Design, Automation and Test.

[7]  Pui Ying Or,et al.  An Output-Capacitorless Low-Dropout Regulator With Direct Voltage-Spike Detection , 2010, IEEE Journal of Solid-State Circuits.

[8]  Ke-Horng Chen,et al.  A 65nm sub-1V multi-stage low-dropout (LDO) regulator design for SoC systems , 2010, 2010 53rd IEEE International Midwest Symposium on Circuits and Systems.

[9]  G.A. Rincon-Mora,et al.  Active capacitor multiplier in Miller-compensated circuits , 2000, IEEE Journal of Solid-State Circuits.

[10]  Gabriel A. Rincon-Mora,et al.  A low-voltage, low quiescent current, low drop-out regulator , 1998, IEEE J. Solid State Circuits.

[11]  Ke-Horng Chen,et al.  Smooth Pole Tracking Technique by Power MOSFET Array in Low-Dropout Regulators , 2008, IEEE Transactions on Power Electronics.

[12]  Chung-Chih Hung,et al.  A capacitor-free CMOS low-dropout voltage regulator , 2009, 2009 IEEE International Symposium on Circuits and Systems.

[13]  Mohammad A. Al-Shyoukh,et al.  A Transient-Enhanced Low-Quiescent Current Low-Dropout Regulator With Buffer Impedance Attenuation , 2007, IEEE Journal of Solid-State Circuits.