Delay Analysis of Combined Input-Crosspoint Queueing Switches

The switch architecture with the combined input - crosspoint queueing (CICQ) scheme has been recognized as a practical promising solution for building cost-effective high-performance switches. In an N x N CICQ switch, the switching fabric is a nonblocking buffered crossbar, a large input buffer is provided at each input and a relatively small internal buffer is provided at each crosspoint of the buffered crossbar. Each input buffer is logically organized as N virtual output queues (VOQs). In this paper, we build the queueing model for evaluating the delay performance of a CICQ switch under i.i.d uniform 2-state Markov modulated Bernoulli process (2-MMBP) bursty traffic. The accuracy of the queuing model is examined via computer simulation, by investigating the mean cell delay in a switch as a function of the switch size, the internal buffer size, the mean offered load and the mean burst length. The numerical results show that our queueing model can well analyze the reality.

[1]  Igor Radusinovic,et al.  Impact of scheduling algorithms on performances of buffered crossbar switch fabrics , 2002, 2002 IEEE International Conference on Communications. Conference Proceedings. ICC 2002 (Cat. No.02CH37333).

[2]  Linjie Zhang,et al.  Network Calculus-Based Delay Analysis for QoS Provision in Buffered Crossbar Switch , 2003, J. Interconnect. Networks.

[3]  Eiji Oki,et al.  On the combined input-crosspoint buffered switch with round-robin arbitration , 2005, IEEE Transactions on Communications.

[4]  Cyriel Minkenberg,et al.  10 A Four-Terabit Packet Switch Supporting Long Round-Trip Times , 2003, IEEE Micro.

[5]  Robert B. Magill,et al.  Output-queued switch emulation by fabrics with limited memory , 2003, IEEE J. Sel. Areas Commun..

[6]  Ge Nong,et al.  Performance evaluation of multiple input-queued ATM switches with PIM scheduling under bursty traffic , 2001, IEEE Trans. Commun..

[7]  Kenneth J. Christensen,et al.  The RR/RR CICQ switch: hardware design for 10-Gbps link speed , 2003, Conference Proceedings of the 2003 IEEE International Performance, Computing, and Communications Conference, 2003..

[8]  Bin Zhou,et al.  Performance of ATM switch fabric using cross-point buffers , 1997, Comput. Commun..

[9]  Jun Wu,et al.  DRR A Fast High-Throughput Scheduling Algorithm for Combined Input Crosspoint-Queued CICQ Switches , 2005, 13th IEEE International Symposium on Modeling, Analysis, and Simulation of Computer and Telecommunication Systems.

[10]  Wen Gao,et al.  Throughput analysis of a buffered crossbar switch with multiple input queues under burst traffic , 2006, IEEE Commun. Lett..

[11]  Mounir Hamdi,et al.  CBF: a high-performance scheduling algorithm for buffered crossbar switches , 2003, Workshop on High Performance Switching and Routing, 2003, HPSR..

[12]  Mounir Hamdi,et al.  MCBF: a high-performance scheduling algorithm for buffered crossbar switches , 2003, IEEE Communications Letters.

[13]  Nick McKeown,et al.  The throughput of a buffered crossbar switch , 2005, IEEE Communications Letters.