The development of front-end electronics for the planned CBM experiment at FAIR/GSI is in full progress. For charge readout of the various sub-detectors a new self-triggered amplification and digitization chip is being designed and tested. The mixed signal readout chip will have 32-64 channels each containing a low-power/low-noise preamplifier/shaper front-end, an 8-9 bit ADC and a digital post-processing based on a FIR/IIR-filter. The ADC has a pipeline architecture that uses a novel current-mode storage cell as a basic building block. The current prototype provides 26 different parametrized preamplifier/shaper/discriminator channels, 8 pipeline ADCs, a readout shift register matrix and a synthesized redundant signed binary (RSD) decoder.
[1]
H. Gutbrod,et al.
FAIR baseline technical report - Volume 1 Executive Summary
,
2006
.
[2]
Volker Friese,et al.
The CBM experiment at FAIR
,
2006
.
[3]
Sung-Ming Yen,et al.
An efficient redundant-binary number to binary number converter
,
1992
.
[4]
Chin-Long Wey,et al.
A 12-bit 100-ns/bit 1.9-mW CMOS switched-current cyclic A/D converter
,
1999
.
[5]
H. Deppe,et al.
Radiation studies on the UMC 180nm CMOS process at GSI
,
2009,
2009 European Conference on Radiation and Its Effects on Components and Systems.
[6]
Peter Senger,et al.
The CBM experiment at FAIR
,
2006
.