Co-Simulation Testbed for Unbalanced Fault Ride Through Hardware in the Loop Validation

This paper presents the Hardware-in-the-Loop (HIL) platforms validation for a fault ride through control strategy. The proposed fault ride through (FRT) control strategy is to be embedded in the inverter-based interface, based on a phase-coordinating approach. It is conducted on the $abc$ phase coordinates frame rather than the traditional $dq$ synchronous reference frame. A generalized reference current calculation method is developed for tackling the unbalanced FRT scenarios. By utilizing the co-simulation interfaces between Opal-RT and RTDS. This paper validates the proposed FRT control using the combined HIL platforms.

[1]  Takao Kawabata,et al.  Dead beat control of three phase PWM inverter , 1987 .

[2]  Friedrich W. Fuchs,et al.  Low voltage ride through capability of a 5 kW grid-tied solar inverter , 2010, Proceedings of 14th International Power Electronics and Motion Control Conference EPE-PEMC 2010.

[3]  Peng Zhang,et al.  A Direct Phase-coordinates Approach to Fault Ride Through of Unbalanced Faults in Large-scale Photovoltaic Power Systems , 2015 .

[4]  Zheng Fei,et al.  Low voltage ride-through test for two-level photovoltaic grid-connected inverter based on RT-LAB , 2014, 2014 China International Conference on Electricity Distribution (CICED).

[5]  Mohamed Shawky El Moursi,et al.  A Hierarchical Control Strategy With Fault Ride-Through Capability for Variable Frequency Transformer , 2015, IEEE Transactions on Energy Conversion.

[6]  Brayima Dakyo,et al.  HILS systems applied to real time emulation for wind energy study , 2013, IECON 2013 - 39th Annual Conference of the IEEE Industrial Electronics Society.

[7]  Wei Kou,et al.  Generalized direct phase-coordinates control of inverter-interfaced distributed energy resources on fault ride through strategies , 2017, 2017 North American Power Symposium (NAPS).

[8]  J. Curtiss Fox,et al.  Controller Hardware-In-the-Loop validation of a magnetic core saturation algorithm for fault ride-through evaluations , 2014, 2014 International Symposium on Power Electronics, Electrical Drives, Automation and Motion.

[9]  Md. Kamal Hossain,et al.  Capability, compatibility, and usability evaluation of hardware-in-the-loop platforms for DC-DC converter , 2016, 2016 IEEE Energy Conversion Congress and Exposition (ECCE).

[10]  Debing Wei,et al.  Fault ride through strategy of inverter-interfaced microgrids embedded in distributed network considering fault current management , 2017 .

[11]  Rafael Pena-Gallardo,et al.  Low voltage ride-through analysis in real time of a PV-Wind hybrid system , 2015, 2015 IEEE International Autumn Meeting on Power, Electronics and Computing (ROPEC).