A New Kind of Hybrid Cache Coherence Protocol for Multiprocessor with D-Cache

This paper introduces a new kind of hybrid Cache coherence protocol-MECSIF, which applicants for multiprocessor environment, based on hybrid cache line write strategy. Through the introduction of a small dictionary-D-Cache in system architecture, protocol overcomes the shortcoming of snoopy coherence protocol that data request was undifferentiated broadcasted. Protocol extends data block state so that eliminates "ping-pang" phenomenon, uses hybrid cache line write strategy to reduce L1 cache miss ratio. Simulation results show that the MECSIF protocol extent improves the efficiency of processor data access comparing with MESI protocol.

[1]  Marcelo Cintra,et al.  An OS-based alternative to full hardware coherence on tiled CMPs , 2008, 2008 IEEE 14th International Symposium on High Performance Computer Architecture.

[2]  Mikko H. Lipasti,et al.  Improving multiprocessor performance with coarse-grain coherence tracking , 2005, 32nd International Symposium on Computer Architecture (ISCA'05).

[3]  Ben Lee,et al.  Linux/SimOS - a simulation environment for evaluating high-speed communication systems , 2002, Proceedings International Conference on Parallel Processing.

[4]  Chuanjun Zhang.  Reducing cache misses through programmable decoders , 2008, TACO.

[5]  José González,et al.  A new scalable directory architecture for large-scale multiprocessors , 2001, Proceedings HPCA Seventh International Symposium on High-Performance Computer Architecture.

[6]  Ge Zhang,et al.  A Use-Level Simulator for Tiled Chip Multiprocessor: A Use-Level Simulator for Tiled Chip Multiprocessor , 2010 .

[7]  Andreas Moshovos.  RegionScout: Exploiting Coarse Grain Sharing in Snoop-Based Coherence , 2005, ISCA 2005.

[8]  Andreas Moshovos.  RegionScout: exploiting coarse grain sharing in snoop-based coherence , 2005, 32nd International Symposium on Computer Architecture (ISCA'05).

[9]  Laxmi N. Bhuyan,et al.  An Efficient Tree Cache Coherence Protocol for Distributed Shared Memory Multiprocessors , 1999, IEEE Trans. Computers.

[10]  Anoop Gupta,et al.  SPLASH: Stanford parallel applications for shared-memory , 1992, CARN.