论文信息 - A Fully-on-Chip Low-Voltage Low-Dropout Regulator with Negative Charge Pump

A Fully-on-Chip Low-Voltage Low-Dropout Regulator with Negative Charge Pump

A negative charge pump enhanced fully-on-chip low-dropout (LDO) regulator is proposed for low-voltage operation. The negative charge pump provides a negative voltage and works as the ground of the LDO controller, which enhances the performance significantly. The proposed LDO is implemented in a standard 65-nm CMOS process. It achieves 0.5V output with 0.6V input voltage. The current regulation range is 1uA-45mA. The quiescent current of the LDO is $21 \mu \mathrm {A}$.

Guanhua Wang | Chenchang Zhan | Yi Tan

[1] Philip K. T. Mok,et al. 5.11 A 65nm inverter-based low-dropout regulator with rail-to-rail regulation and over −20dB PSR at 0.2V lowest supply voltage , 2017, 2017 IEEE International Solid-State Circuits Conference (ISSCC).

[2] Ka Nang Leung,et al. A Low-Dropout Regulator for SoC With $Q$-Reduction , 2007, IEEE Journal of Solid-State Circuits.

[3] Jae Joon Kim,et al. Negative charge-pump based antenna switch controller using 0.18 μm SOI CMOS technology , 2011 .

[4] Patrick P. Mercier,et al. 20.3 A 100nA-to-2mA successive-approximation digital LDO with PD compensation and sub-LSB duty control achieving a 15.1ns response time at 0.5V , 2017, 2017 IEEE International Solid-State Circuits Conference (ISSCC).

[5] Tak-Jun Oh,et al. A 110-nm CMOS 0.7-V Input Transient-Enhanced Digital Low-Dropout Regulator With 99.98% Current Efficiency at 80-mA Load , 2015, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[6] Ramesh Harjani,et al. A smart-offset analog LDO with 0.3V minimum input voltage and 99.1% current efficiency , 2017, 2017 IEEE Asian Solid-State Circuits Conference (A-SSCC).