Effect of field implantation on off- and on-state characteristics for thin layer SOI field P-channel LDMOS

In this paper, the effect of field implantation (FI) on off-and on-state characteristics for thin layer SOI field P-channel LDMOS (FPLDMOS) is investigated. FI effect mechanisms are revealed by modeling, simulating, verifying experimentally. The channel discontinuity gives rise to current step in output curve due to strong electric field and impact ionized generation. Back gate (BG) punch-through breakdown weakens severely block capability. Process parameters for FI technology are optimized to avoid channel discontinuity and BG punch-through breakdown. The rugged thin layer SOI FPLDMOS with channel continuity and punch-through breakdown voltage of -329 V is realized experimentally, and successfully applied in 200-V switching IC.

[1]  Kenichi Hatasako,et al.  Enhancement of current drivability in Field PMOS by optimized Field Plate , 2010, 2010 22nd International Symposium on Power Semiconductor Devices & IC's (ISPSD).

[2]  P. Galbiati,et al.  A novel 0.16 μm — 300 V SOIBCD for ultrasound medical applications , 2011, 2011 IEEE 23rd International Symposium on Power Semiconductor Devices and ICs.

[3]  Bo Zhang,et al.  Ultralow Specific On-Resistance High-Voltage SOI Lateral MOSFET , 2011, IEEE Electron Device Letters.

[4]  Theodore Letavic,et al.  Lateral smart-discrete process and devices based on thin-layer silicon-on-insulator , 2001, Proceedings of the 13th International Symposium on Power Semiconductor Devices & ICs. IPSD '01 (IEEE Cat. No.01CH37216).

[5]  Weifeng Sun,et al.  Improving the yield and reliability of the bulk-silicon HV-CMOS by adding a P-well , 2005, Microelectron. Reliab..

[6]  Bo Zhang,et al.  High-Voltage Technology Based on Thin Layer SOI for Driving Plasma Display Panels , 2008, 2008 20th International Symposium on Power Semiconductor Devices and IC's.

[7]  Benno Krabbenborg,et al.  Advanced BCD technology for automotive, audio and power applications , 2007 .

[8]  B. Zhang,et al.  Back-Gate Effect on $R_{\mathrm {{\mathrm{{\scriptscriptstyle ON}},sp}}}$ and BV for Thin Layer SOI Field p-Channel LDMOS , 2015, IEEE Transactions on Electron Devices.

[9]  Bo Zhang,et al.  High-voltage thick layer SOI technology for PDP scan driver IC , 2011, 2011 IEEE 23rd International Symposium on Power Semiconductor Devices and ICs.

[10]  Weifeng Sun,et al.  PDP scan driver with NVDMOS and RESURF PLDMOS , 2005, Proceedings. ISPSD '05. The 17th International Symposium on Power Semiconductor Devices and ICs, 2005..

[11]  T. Oshima,et al.  300 V Field-MOS FETs for HV-switching IC , 2011, 2011 IEEE 23rd International Symposium on Power Semiconductor Devices and ICs.

[12]  H. Nakazawa,et al.  High voltage SOI P-channel field MOSFET structures , 2009, 2009 21st International Symposium on Power Semiconductor Devices & IC's.