Optimal post-routing redundant via insertion

Redundant via insertion is highly recommended for improving chip yield and reliability. In this paper, we study the problem of double-cut via insertion (DVI) in a post-routing stage, where a single via can have at most one redundant via inserted next to it and the goal is to insert as many redundant vias as possible. The DVI problem can be naturally formulated as a zero-one integer linear program (0-1 ILP). Our main contributions are acceleration methods for reducing the problem size and the number of constraints. Moreover, we extend the 0-1 ILP formulation to handle via density constraints. Experimental results show that our 0-1 ILP is very efficient in computing optimal DVI solution, with up to 35.3 times speedup over existing heuristic algorithms

[1]  Kuang-Yao Lee,et al.  Post-routing redundant via insertion for yield/reliability improvement , 2006, Asia and South Pacific Conference on Design Automation, 2006..

[2]  Wayne Wei-Ming Dai,et al.  Yield-preferred via insertion based on novel geotopological technology , 2006, Asia and South Pacific Conference on Design Automation, 2006..

[3]  Yici Cai,et al.  Improved multilevel routing with redundant via placement for yield and reliability , 2005, GLSVLSI '05.

[4]  Philippe Hurat,et al.  DFM: linking design and manufacturing , 2005, 18th International Conference on VLSI Design held jointly with 4th International Conference on Embedded Systems Design.

[5]  Neil Harrison.  A simple via duplication tool for yield enhancement , 2001, Proceedings 2001 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems.

[6]  Yervant Zorian,et al.  Guest Editors' Introduction: Design for Yield and Reliability , 2004, IEEE Des. Test Comput..

[7]  Friedrich Eisenbrand,et al.  A combinatorial algorithm for computing a maximum independent set in a t-perfect graph , 2003, SODA '03.

[8]  J. Schneider,et al.  Practical aspects of reliability analysis for IC designs , 2006, 2006 43rd ACM/IEEE Design Automation Conference.

[9]  Thomas H. Cormen,et al.  Introduction to algorithms [2nd ed.] , 2001 .

[10]  Clifford Stein,et al.  Introduction to Algorithms, 2nd edition. , 2001 .

[11]  Yao-Wen Chang,et al.  Novel full-chip gridless routing considering double-via insertion , 2006, 2006 43rd ACM/IEEE Design Automation Conference.

[12]  Gang Xu,et al.  Redundant-via enhanced maze routing for yield improvement , 2005, ASP-DAC.

[13]  Kamal Rajkanan.  Yield analysis methodology for low defectivity wafer fabs , 2000, Records of the IEEE International Workshop on Memory Technology, Design and Testing.

[14]  Ting-Chi Wang,et al.  Post-Routing Redundant Via Insertion and Line End Extension with Via Density Consideration , 2006, 2006 IEEE/ACM International Conference on Computer Aided Design.

[15]  J. Gill,et al.  Via-depletion electromigration in copper interconnects , 2006, IEEE Transactions on Device and Materials Reliability.