Correlation between IDDQ testing quality and sensor accuracy

In existing approaches to IDDQ fault simulation, the lack of estimate of the faulty current values in comparison with the instrumentation sensitivity prevents from realistic assessments of testing quality. This paper lls the gap, presenting a method to estimate the faulty current considering the device conductances as well as the bridging resistance, and computing the fault coverage as a function of the sensor accuracy. Such information helps in the design of current monitoring

[1]  J. Figueras,et al.  Test generation with high coverages for quiescent current test of bridging faults in combinational circuits , 1993, Proceedings of IEEE International Test Conference - (ITC).

[2]  Scott F. Midkiff,et al.  ON TEST GENERATION FOR I/sub DDQ/ TESTING OF BRIDGING FAULTS IN CMOS CIRCUITS , 1991, 1991, Proceedings. International Test Conference.

[3]  Charles F. Hawkins,et al.  Quiescent power supply current measurement for CMOS IC defect detection , 1989 .

[4]  Víctor H. Champac,et al.  Quiescent current analysis and experimentation of defective CMOS circuits , 1992, J. Electron. Test..

[5]  Wojciech Maly,et al.  Test generation for current testing , 1989, [1989] Proceedings of the 1st European Test Conference.

[6]  Wojciech Maly,et al.  Realistic Fault Modeling for VLSI Testing , 1987, 24th ACM/IEEE Design Automation Conference.

[7]  Robert C. Aitken,et al.  A Comparison of Defect Models for Fault Location with Iddq Measurements , 1992, Proceedings International Test Conference 1992.

[8]  Yashwant K. Malaiya,et al.  A New Fault Model and Testing Technique for CMOS Devices , 1982, International Test Conference.

[9]  John Paul Shen,et al.  A CMOS fault extractor for inductive fault analysis , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[10]  J.P. Hayes,et al.  Accuracy of magnitude-class calculations in switch-level modeling , 1992, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..