Design of Adiabatic Dynamic Differential Logic for DPA-Resistant Secure Integrated Circuits

Production of cost-effective secure integrated chips, such as smart cards, requires hardware designers to consider tradeoffs in size, security, and power consumption. To design successful security-centric designs, the low-level hardware must contain built-in protection mechanisms to supplement cryptographic algorithms, such as advanced encryption standard and triple data encryption standard by preventing side-channel attacks, such as differential power analysis (DPA). Dynamic logic obfuscates the output waveforms and the circuit operation, reducing the effectiveness of the DPA attack. For stronger mitigation of DPA attacks, we propose the implementation of adiabatic dynamic differential logic (ADDL) for applications in secure integrated circuit (IC) design. Such an approach is effective in reducing power consumption, demonstrated using HSPICE simulations with 22-nm predictive technology. The benefits of our design are demonstrated by comparing instantaneous power waveforms and observing the magnitude of differential power spikes during switching events. First, simulation results for body biasing on subthreshold adiabatic inverters show an improvement in differential power up to 43.28% for similar inverters without body biasing. Then, a high-performance ADDL is presented for an implementation in high-frequency secure ICs. This method improves the differential power over previous dynamic and differential logic methods by up to 89.65%. Finally, we propose a body-biased ADDL for ultralow power applications. Simulation results show that the differential power was improved upon by a factor of 199.16.

[1]  John Stewart Denker,et al.  Adiabatic dynamic logic , 1995 .

[2]  Charles H. Bennett,et al.  Logical reversibility of computation , 1973 .

[3]  Siva Sai Yerubandi,et al.  Differential Power Analysis , 2002 .

[4]  R. Landauer,et al.  Irreversibility and heat generation in the computing process , 1961, IBM J. Res. Dev..

[5]  Chenming Hu,et al.  MOSFET design for forward body biasing scheme , 2006, IEEE Electron Device Letters.

[6]  Thomas S. Messerges,et al.  Using Second-Order Power Analysis to Attack DPA Resistant Software , 2000, CHES.

[7]  Vivek De,et al.  A dynamic energy recycling logic family for ultra-low-power gigascale integration (GSI) , 1996, Proceedings / International Symposium on Low Power Electronics and Design.

[8]  S. Lloyd.  Quantum-Mechanical Computers , 1995 .

[9]  T. Toffoli,et al.  Conservative logic , 2002, Collision-Based Computing.

[10]  Hiroki Morimura,et al.  Increase in Read Noise Margin of Single-Bit-Line SRAM Using Adiabatic Change of Word Line Voltage , 2014, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[11]  Kaushik Roy,et al.  Energy recovery circuits using reversible and partially reversible logic , 1996 .

[12]  Vijay Sundaresan,et al.  Power invariant secure IC design methodology using reduced complementary dynamic and differential logic , 2007, 2007 IFIP International Conference on Very Large Scale Integration.

[13]  Sven Mattisson,et al.  Hot Clock nMOS , 1985 .

[14]  Bhargab B. Bhattacharya,et al.  Low Power BDD-based Synthesis Using Dual Rail Static DCVSPG Logic , 2006, APCCAS 2006 - 2006 IEEE Asia Pacific Conference on Circuits and Systems.

[15]  Yasuhiro Takahashi,et al.  Resistance against power analysis attacks on adiabatic dynamic and adiabatic differential logics for smart card , 2011, 2011 International Symposium on Intelligent Signal Processing and Communications Systems (ISPACS).

[16]  Michael P. Frank.  Common Mistakes in Adiabatic Logic Design and How to Avoid Them , 2003, Embedded Systems and Applications.

[17]  Takashi Hisakado,et al.  Logically reversible arithmetic circuit using pass-transistor , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[18]  Lakshmi Narasimhan Ramakrishnan.  SDMLp - Secure Differential Multiplexer Logic : Logic Design for DPA-Resistant Cryptographic Circuits , 2011 .

[19]  Dakshi Agrawal,et al.  The EM Side-Channel(s) , 2002, CHES.

[20]  Pankaj Rohatgi,et al.  Towards Sound Approaches to Counteract Power-Analysis Attacks , 1999, CRYPTO.

[21]  Thomas F. Knight,et al.  Asymptotically Zero Energy Split-Level Charge Recovery Logic , 1994 .

[22]  James A. Barby,et al.  A novel fast low voltage dynamic threshold true single phase clocking adiabatic circuit , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[23]  Christophe Clavier,et al.  Differential Power Analysis in the Presence of Hardware Countermeasures , 2000, CHES.

[24]  C. Lent,et al.  Experimental Test of Landauer's Principle at the Sub-kBT Level , 2012 .

[25]  Ranga Vemuri,et al.  SDMLp: On the use of complementary Pass transistor Logic for design of DPA resistant circuits , 2012, 2012 IEEE International Symposium on Hardware-Oriented Security and Trust.

[26]  V. Fock,et al.  Beweis des Adiabatensatzes , 1928 .

[27]  Deog-Kyoon Jeong,et al.  An efficient charge recovery logic circuit , 1996, IEEE J. Solid State Circuits.

[28]  Saed G. Younis,et al.  Asymptotically zero energy computing using split-level charge recovery logic , 1994 .

[29]  N.O. Attoh-Okine,et al.  Security issues of emerging smart cards fare collection application in mass transit , 1995, Pacific Rim TransTech Conference. 1995 Vehicle Navigation and Information Systems Conference Proceedings. 6th International VNIS. A Ride into the Future.

[30]  N. Tzartzanis,et al.  A Framework for Practical Low-Power Digital CMOS Systems Using Adiabatic-Switching Principles , 1994 .

[31]  Alexis De Vos,et al.  Optimal Design of a Reversible Full Adder , 2005, Int. J. Unconv. Comput..

[32]  Masaki Hashizume,et al.  A power supply circuit recycling charge in adiabatic dynamic CMOS logic circuits , 2004, Proceedings. DELTA 2004. Second IEEE International Workshop on Electronic Design, Test and Applications.

[33]  N. Ranganathan,et al.  Synthesis of Dual-Rail Adiabatic Logic for Low Power Security Applications , 2014, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[34]  C. Lent,et al.  Minimum energy for computation, theory vs. experiment , 2011, 2011 11th IEEE International Conference on Nanotechnology.

[35]  Ralph C. Merkle,et al.  Towards Practical Reversible Logic , 1992, Workshop on Physics and Computation.

[36]  Tommaso Toffoli,et al.  Reversible Computing , 1980, ICALP.

[37]  Hiroshi Kotaki,et al.  Forward body-bias MOS (FBMOS) dual rail logic using an adiabatic charging technique with sub -0.6 V operation , 1997 .

[38]  I. Verbauwhede,et al.  A dynamic and differential CMOS logic with signal independent power consumption to withstand differential power analysis on smart cards , 2002, Proceedings of the 28th European Solid-State Circuits Conference.

[39]  Mehrdad Khatir,et al.  A Body Biasing Method for Charge Recovery Circuits: Improving the Energy Efficiency and DPA-Immunity , 2010, 2010 IEEE Computer Society Annual Symposium on VLSI.

[40]  Paul C. Kocher,et al.  Timing Attacks on Implementations of Diffie-Hellman, RSA, DSS, and Other Systems , 1996, CRYPTO.

[41]  Masaki Hashizume,et al.  Power supply circuit for high speed operation of adiabatic dynamic CMOS logic circuits , 2002, Proceedings First IEEE International Workshop on Electronic Design, Test and Applications '2002.

[42]  Mathias Beike,et al.  Digital Integrated Circuits A Design Perspective , 2016 .

[43]  Joan Daemen,et al.  Bitslice Ciphers and Power Analysis Attacks , 2000, FSE.

[44]  S. Haene,et al.  Towards an AES crypto-chip resistant to differential power analysis , 2004, Proceedings of the 30th European Solid-State Circuits Conference.

[45]  William C. Athas,et al.  Reversible logic issues in adiabatic CMOS , 1994, Proceedings Workshop on Physics and Computation. PhysComp '94.

[46]  Vivek De,et al.  Adaptive body bias for reducing impacts of die-to-die and within-die parameter variations on microprocessor frequency and leakage , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[47]  Ingrid Verbauwhede,et al.  A logic level design methodology for a secure DPA resistant ASIC or FPGA implementation , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[48]  Yimeng Zhang,et al.  A novel charge recovery logic structure with complementary pass-transistor network , 2012, 2012 International SoC Design Conference (ISOCC).