Analyzing the Performance of Mesh and Fat-Tree Topologies for Network on Chip Design
暂无分享,去创建一个
[1] Luca Benini,et al. Low power error resilient encoding for on-chip data buses , 2002, Proceedings 2002 Design, Automation and Test in Europe Conference and Exhibition.
[2] Axel Jantsch,et al. Simulation and Evaluation of a Network on Chip Architecture Using Ns-2 , 2002 .
[3] Alain Greiner,et al. A generic architecture for on-chip packet-switched interconnections , 2000, DATE '00.
[4] Partha Pratim Pande,et al. Design of a switch for network on chip applications , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..
[5] Luca Benini,et al. Networks on Chips : A New SoC Paradigm , 2022 .
[6] Dimitri P. Bertsekas,et al. Data networks (2nd ed.) , 1992 .
[7] Fabrizio Petrini,et al. Network performance under physical constraints , 1997, Proceedings of the 1997 International Conference on Parallel Processing (Cat. No.97TB100162).
[8] Ken Mai,et al. The future of wires , 2001, Proc. IEEE.
[9] Wolfgang Fichtner,et al. Globally-asynchronous locally-synchronous architectures to simplify the design of on-chip systems , 1999, Twelfth Annual IEEE International ASIC/SOC Conference (Cat. No.99TH8454).
[10] Jari Nurmi,et al. New adaptive routing algorithm for extended generalized fat trees on-chip , 2003, Proceedings. 2003 International Symposium on System-on-Chip (IEEE Cat. No.03EX748).
[11] Dimitri P. Bertsekas,et al. Data Networks , 1986 .
[12] Charles E. Leiserson,et al. Fat-trees: Universal networks for hardware-efficient supercomputing , 1985, IEEE Transactions on Computers.
[13] Srinivasan Murali,et al. Bandwidth-constrained mapping of cores onto NoC architectures , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.