Fault Effect of Open Faults Considering Adjacent Signal Lines in a 90 nm IC

Open faults are difficult to test since the voltage at the floating line is unpredicted and depends on the voltage at the adjacent lines. The modeling for open faults with considering adjacent lines has been proposed in [10]. In this work, the 90 nm IC is designed and fabricated to evaluate how the voltage at adjacent lines affect the defective line. The open fault macros with a transmission gate and with an intentional break are included in the IC. The nine lines are placed in parallel in three layers to observe the effect of the coupling capacitance when an open occurs. The benchmark circuits with the open fault macro are also included in the IC. The simulation and experimental results show that the relationship between the floating line and the adjacent lines. The experimental results are also compared with  the open fault model that calculate the weighted sum of voltages at the adjacent lines.

[1]  Bernd Becker,et al.  Automatic Test Pattern Generation for Interconnect Open Defects , 2008, 26th IEEE VLSI Test Symposium (vts 2008).

[2]  Masaki Hashizume,et al.  Test Generation and Diagnostic Test Generation for Open Faults with Considering Adjacent Lines , 2007, 22nd IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems (DFT 2007).

[3]  Edward J. McCluskey,et al.  Stuck-fault tests vs. actual defects , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).

[4]  Daniel Arumí,et al.  Experimental Characterization of CMOS Interconnect Open Defects , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[5]  Masaki Hashizume,et al.  Fault Analysis of Interconnect Opens in 90nm CMOS ICs with Device Simulator , 2008 .

[6]  I. Pomeranz,et al.  On testing of interconnect open defects in combinational logic circuits with stems of large fanout , 2002, Proceedings. International Test Conference.

[7]  Víctor H. Champac,et al.  Detectability Conditions of Full Opens in the Interconnections , 2001, J. Electron. Test..

[8]  Masahiro Takakura,et al.  A persistent diagnostic technique for unstable defects , 2002, Proceedings. International Test Conference.

[9]  Masaki Hashizume,et al.  CMOS Open Defect Detection by Supply Current Measurement under Time-Variable Electric Field Supply , 2002 .

[10]  Edward J. McCluskey,et al.  Testing for resistive opens and stuck opens , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).

[11]  Masaki Hashizume,et al.  A Novel Approach for Improving the Quality of Open Fault Diagnosis , 2009, 2009 22nd International Conference on VLSI Design.

[12]  Alejandro Girón,et al.  Test of interconnection opens considering coupling signals , 2005, 20th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT'05).

[13]  H. Takahashi,et al.  Clues for Modeling and Diagnosing Open Faults with Considering Adjacent Lines , 2007, 16th Asian Test Symposium (ATS 2007).