Silt: A distributed bit-parallel architecture for early vision

A new form of parallelism,distributed bit-parallelism, is introduced. A DBP organization distributes each bit of a data item to a different processor. DBP allows computation that is sublinear with word size for such operations as integer addition, arithmetic shifts, and data moves. The implications of DBP for system architecture are analyzed. An implementation of a DPB architecture based on a mesh with a fost-bypass network is presented, and the performance of DBP algorithms on this architecture is analyzed. The application of the architecture to early vision algorithms is discussed.

[1]  O. L. Macsorley High-Speed Arithmetic in Binary Computers , 1961, Proceedings of the IRE.

[2]  Russ Miller,et al.  Efficient Parallel Convex Hull Algorithms , 1988, IEEE Trans. Computers.

[3]  Andrew Rushton Reconfigurable Processor Array A Bit Sliced Parallel Computer , 1986 .

[4]  Guy E. Blelloch,et al.  Scans as Primitive Parallel Operations , 1989, ICPP.

[5]  James J. Little,et al.  Silt: the bit-parallel approach , 1990, [1990] Proceedings. 10th International Conference on Pattern Recognition.

[6]  Michael Bolotski Distributed bit-parallel architecture and algorithms for early vision , 1990 .

[7]  James J. Little,et al.  Parallel Optical Flow Using Local Voting , 1988, [1988 Proceedings] Second International Conference on Computer Vision.

[8]  K. Hwang,et al.  Mesh-connected array processors with bypass capability for signal/image processing , 1988, [1988] Proceedings of the Twenty-First Annual Hawaii International Conference on System Sciences. Volume I: Architecture Track.

[9]  Massimo Maresca,et al.  Polymorphic-Torus Architecture for Computer Vision , 1989, IEEE Trans. Pattern Anal. Mach. Intell..

[10]  J. Harris The Coupled Depth/Slope Approach to Surface Reconstruction , 1986 .

[11]  Sartaj Sahni,et al.  Bitonic Sort on a Mesh-Connected Parallel Computer , 1979, IEEE Transactions on Computers.

[12]  W. Daniel Hillis,et al.  Data parallel algorithms , 1986, CACM.

[13]  H. T. Kung,et al.  A Regular Layout for Parallel Adders , 1982, IEEE Transactions on Computers.

[14]  Berthold K. P. Horn,et al.  Determining Optical Flow , 1981, Other Conferences.

[15]  Earl E. Swartzlander,et al.  Computer Arithmetic , 1980 .

[16]  Quentin F. Stout,et al.  Mesh-Connected Computers with Broadcasting , 1983, IEEE Transactions on Computers.

[17]  T. J. Fountain,et al.  Processor Arrays: Architecture and Applications , 1987 .

[18]  E. L. Cloud,et al.  The geometric arithmetic parallel processor , 1988, Proceedings., 2nd Symposium on the Frontiers of Massively Parallel Computation.

[19]  James J. Little,et al.  Algorithmic Techniques for Computer Vision on a Fine-Grained Parallel Machine , 1989, IEEE Trans. Pattern Anal. Mach. Intell..