Polarity-dependent device degradation in SONOS transistors due to gate conduction under nonvolatile memory operations

In order to explain polarity-dependent device degradation observed in polysilicon-oxide-nitride-oxide-silicon (SONOS) transistors, a physics-based model is proposed. Comparing the trends in polarity-dependent electrical characteristics between two different gate dielectric structures of stacked oxide- nitride-oxide (ONO) and oxide alone (SiO2), it was demonstrated that the bimodal behavior observed in SONOS transistors is due to the stacked gate dielectric structure and that the device degradation is caused not by electrons but by holes. The proposed model is based on two models of the anode hole injection with maximum available hole energy Emax and the hydrogen-released interface trap generation. It is shown that the device degradation Delta* in the stacked-ONO gate structure can be expressed by the total fluence of the hole QAh injected from the anode side as Delta*apQAh 0.25. Utilizing a threshold voltage shift DeltaVth method, it was found that the gate conduction in SONOS transistors is governed by a specific tunneling process, which depends on the voltage drop VOX across the tunnel oxide. It is also shown that the gate conduction mechanism through the ONO stacks makes a smooth transition from one tunneling process to another depending on the relationship between the VOX and the tunneling barrier height of PhiB

[1]  W. Chim,et al.  Over-erase phenomenon in SONOS-type flash memory and its minimization using a hafnium oxide charge storage Layer , 2004, IEEE Transactions on Electron Devices.

[2]  M.K. Kim,et al.  Charge transport mechanism in metal-nitride-oxide-silicon structures , 2002, IEEE Electron Device Letters.

[3]  D. Kwong,et al.  Dynamic NBTI of PMOS transistors and its impact on device lifetime , 2003, 2003 IEEE International Reliability Physics Symposium Proceedings, 2003. 41st Annual..

[4]  Yuan Taur,et al.  Fundamentals of Modern VLSI Devices , 1998 .

[5]  J.-H. Choi,et al.  An experimental 256 Mb non-volatile DRAM with cell plate boosted programming technique , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[6]  J. Sune,et al.  New insights in polarity-dependent oxide breakdown for ultrathin gate oxide , 2002, IEEE Electron Device Letters.

[7]  G. Atwood,et al.  Future directions and challenges for ETox flash memory scaling , 2004, IEEE Transactions on Device and Materials Reliability.

[8]  Hong Shick Min,et al.  Device degradation model for polysilicon-oxide-nitride-oxide-silicon (SONOS) based on anode hole fluence , 2005 .

[9]  Shinichi Takagi,et al.  Experimental study of gate voltage scaling for TDDB under direct tunneling regime , 2001, 2001 IEEE International Reliability Physics Symposium Proceedings. 39th Annual (Cat. No.00CH37167).

[10]  S. Manzini,et al.  Charge transport and trapping in silicon nitride-silicon dioxide dielectric double layers , 1985 .

[11]  Marvin H. White,et al.  Retention reliability enhanced SONOS NVSM with scaled programming voltage , 2002, Proceedings, IEEE Aerospace Conference.

[12]  G. Groeseneken,et al.  Hot-carrier degradation in submicrometre MOSFETs: from uniform injection towards the real operating conditions , 1995 .

[13]  Y. Nara,et al.  Scaled 2bit/cell SONOS type nonvolatile memory technology for sub-90nm embedded application using SiN sidewall trapping structure , 2003, IEEE International Electron Devices Meeting 2003.

[14]  R. S. Scott,et al.  A model relating wearout to breakdown in thin oxides , 1994 .

[15]  A. Ghetti,et al.  Anode hole generation mechanisms , 2001, Microelectron. Reliab..

[16]  Yue Kuo,et al.  Dielectric relaxation and breakdown detection of doped tantalum oxide high-k thin films , 2004 .

[17]  M. Wada,et al.  Stress induced leakage current limiting to scale down EEPROM tunnel oxide thickness , 1988, Technical Digest., International Electron Devices Meeting.

[18]  L. Selmi,et al.  Towards microscopic understanding of MOSFET reliability: the role of carrier energy and transport simulations , 2003, IEEE International Electron Devices Meeting 2003.

[19]  Sub-threshold swing degradation due to localized charge storage in SONOS memories , 2004, Proceedings of the 11th International Symposium on the Physical and Failure Analysis of Integrated Circuits. IPFA 2004 (IEEE Cat. No.04TH8743).

[20]  A. Ghetti,et al.  Field acceleration for oxide breakdown-can an accurate anode hole injection model resolve the E vs. 1/E controversy? , 2000, 2000 IEEE International Reliability Physics Symposium Proceedings. 38th Annual (Cat. No.00CH37059).

[21]  Ogawa,et al.  Generalized diffusion-reaction model for the low-field charge-buildup instability at the Si-SiO2 interface. , 1995, Physical review. B, Condensed matter.

[22]  Y. Yeo,et al.  Intrinsic reliability projections for a thin JVD silicon nitride gate dielectric in P-MOSFET , 2001 .

[23]  D. Schroder.  Semiconductor Material and Device Characterization , 1990 .

[24]  L. Selmi,et al.  Injection efficiency of CHISEL gate currents in short MOS devices: physical mechanisms, device implications, and sensitivity to technological parameters , 2000 .

[25]  J. Bu,et al.  On the go with SONOS , 2000 .

[26]  N. Collaert,et al.  Disorder-controlled-kinetics model for negative bias temperature instability and its experimental verification , 2005, 2005 IEEE International Reliability Physics Symposium, 2005. Proceedings. 43rd Annual..

[27]  Wen-Chih Yang,et al.  High-performance RSD poly-Si TFTs with a new ONO gate dielectric , 2004, IEEE Transactions on Electron Devices.

[28]  Dim-Lee Kwong,et al.  Investigation of hole-tunneling current through ultrathin oxynitride/oxide stack gate dielectrics in p-MOSFETs , 2002 .

[29]  Souvik Mahapatra,et al.  CHISEL programming operation of scaled NOR flash EEPROMs-effect of voltage scaling, device scaling and technological parameters , 2003 .

[30]  P.J. Silverman,et al.  Explanation of stress-induced damage in thin oxides , 1998, International Electron Devices Meeting 1998. Technical Digest (Cat. No.98CH36217).

[31]  Y. Kamakura,et al.  Impact ionization model for full band Monte Carlo simulation , 1994 .

[32]  Souvik Mahapatra,et al.  Negative bias temperature instability in CMOS devices , 2005 .

[34]  A. Hiraiwa,et al.  Thickness-dependent power-law of dielectric breakdown in ultrathin NMOS gate oxides , 2005 .

[35]  M. Janai,et al.  The two-bit NROM reliability , 2004, IEEE Transactions on Device and Materials Reliability.

[36]  Hans Reisinger,et al.  Transient conduction in multidielectric silicon–oxide–nitride–oxide semiconductor structures , 2001 .

[37]  M. White,et al.  A low voltage SONOS nonvolatile semiconductor memory technology , 1996, Proceedings of Nonvolatile Memory Technology Conference.

[38]  Tahui Wang,et al.  A novel PHINES flash memory cell with low power program/erase, small pitch, two-bits-per-cell for data storage applications , 2005, IEEE Transactions on Electron Devices.