Stability analysis and design methodology of near-threshold 6T SRAM cells

With the current shift towards low-voltage low-power applications, static random access memory (SRAM) cells are being operated at very-low supply voltages near the threshold voltages of the transistors. This imposes severe design challenges for conventional 6T SRAM cells. This paper presents a new quantitative analysis for the read, write, and hold noise margin of SRAM cells when operated at near-threshold voltages capturing transistor short-channel effects. Using the derived equations, an optimal design methodology is introduced to yield the SRAM cell size at a certain supply voltage for best noise-margin performance. This optimal design is verified by circuit simulations for a 6T SRAM cell implemented in 65-nm CMOS technology.

[1]  A.P. Chandrakasan,et al.  Static noise margin variation for sub-threshold SRAM in 65-nm CMOS , 2006, IEEE Journal of Solid-State Circuits.

[2]  H. Shichijo,et al.  45nm low-power CMOS SoC technology with aggressive reduction of random variation for SRAM and analog transistors , 2008, 2008 Symposium on VLSI Technology.

[3]  David Harris,et al.  CMOS VLSI Design: A Circuits and Systems Perspective , 2004 .

[4]  E. Seevinck,et al.  Static-noise margin analysis of MOS SRAM cells , 1987 .

[5]  Jan M. Rabaey,et al.  SRAM leakage suppression by minimizing standby supply voltage , 2004, International Symposium on Signals, Circuits and Systems. Proceedings, SCS 2003. (Cat. No.03EX720).

[6]  Mohammad Sharifkhani,et al.  Statistical Analysis of Read Static Noise Margin for Near/Sub-Threshold SRAM Cell , 2014, IEEE Transactions on Circuits and Systems I: Regular Papers.

[7]  He Wang,et al.  Near-threshold SRAM design with dynamic write-assist circuitry , 2016, 2016 International Conference on Computer, Information and Telecommunication Systems (CITS).

[8]  W. Dehaene,et al.  Read Stability and Write-Ability Analysis of SRAM Cells for Nanometer Technologies , 2006, IEEE Journal of Solid-State Circuits.