Adaptive Voltage Scaling with In-Situ Detectors in Commercial FPGAs

This paper investigates the limits of adaptive voltage scaling (AVS) applied to commercial FPGAs which do not specifically support voltage adaptation. An adaptive power architecture based on a modified design flow is created with in-situ detectors and dynamic reconfiguration of clock management resources. AVS is a power-saving technique that enables a device to regulate its own voltage and frequency based on workload, process and operating conditions in a closed-loop configuration. It results in significant improved energy profiles compared with dynamic voltage frequency scaling (DVFS) in which the device uses a number of pre-calculated valid working points. The results of deploying AVS in FPGAs with in-situ detectors shows power and energy savings exceeding 85 percent compared with nominal voltage operation at the same frequency. The in-situ detector approach compares favorably with critical path replication based on delay lines since it avoids the need of cumbersome and error-prone delay line calibration.

[1]  Bita Nezamfar.  Energy-performance tunable digital circuits , 2008 .

[2]  Andrew A. Chien,et al.  The future of microprocessors , 2011, Commun. ACM.

[3]  Steven J. E. Wilton,et al.  Clock-Aware Placement for FPGAs , 2007, 2007 International Conference on Field Programmable Logic and Applications.

[4]  Kunle Olukotun,et al.  The Future of Microprocessors , 2005, ACM Queue.

[5]  Fei Li,et al.  Vdd programmability to reduce FPGA interconnect power , 2004, ICCAD 2004.

[6]  Doris Schmitt-Landsiedel,et al.  A variation-aware adaptive voltage scaling technique based on in-situ delay monitoring , 2011, 14th IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems.

[7]  Masanori Hariyama,et al.  Evaluation of a Self-Adaptive Voltage Control Scheme for Low-Power FPGAs , 2010 .

[8]  Mahmut T. Kandemir,et al.  Reducing leakage energy in FPGAs using region-constrained placement , 2004, FPGA '04.

[9]  Jiri Gaisler,et al.  Dynamic Voltage Scaling in a FPGA-Based System-on-Chip , 2007, 2007 International Conference on Field Programmable Logic and Applications.

[10]  Arifur Rahman,et al.  Evaluation of low-leakage design techniques for field programmable gate arrays , 2004, FPGA '04.

[11]  Jonathan Rose,et al.  Measuring the Gap Between FPGAs and ASICs , 2007, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[12]  Wayne Luk,et al.  Dynamic voltage scaling for commercial FPGAs , 2005, Proceedings. 2005 IEEE International Conference on Field-Programmable Technology, 2005..

[13]  Benton H. Calhoun,et al.  A sub-threshold FPGA with low-swing dual-VDD interconnect in 90nm CMOS , 2010, IEEE Custom Integrated Circuits Conference 2010.

[14]  Julien Lamoureux,et al.  On the Interaction Between Power-Aware FPGA CAD Algorithms , 2003, ICCAD 2003.

[15]  David M. Bull,et al.  RazorII: In Situ Error Detection and Correction for PVT and SER Tolerance , 2009, IEEE Journal of Solid-State Circuits.

[16]  Tim Tuan,et al.  Heterogeneous routing architecture for low-power FPGA fabric , 2005, Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005..

[17]  Jason Cong,et al.  Low-power FPGA using pre-defined dual-Vdd/dual-Vt fabrics , 2004, FPGA '04.

[18]  Jonathan Rose,et al.  Measuring the Gap Between FPGAs and ASICs , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.