ℰℱect olerant layout synthesis

A mismatch between the decrease in feet-densities and the increase in senstivity to defects of integrated circuits (lCs) is contributing towards deteriorating chip yields, in even the most advanced of IC fabrication lines. This unprofitable trend in IC yields can be arrested and even reversed by using two main techniques. The defect densities of an IC fabrication line can be minimized by tuning the process parameters. However, a zero-defect manufacturing line is a myth. Along an orthogonal dimension, the sensitivity of circuit structures to defects can be minimized by making them defect-tolerant. In this paper we present 𝒟ℰℱ𝒯, a system for synthesizing such defect-tolerant layouts. 𝒟ℰℱ𝒯 ingrains tolerance to fabrication induced defects by reducing the defect-sensitive areas in a layout and this is accomplished by dispersing nets with large overlaps into non-adjacent tracks. Furthermore, 𝒟ℰℱ𝒯 affords trade-offs between area (measured as the number of tracks) and yield of the resulting layout. The defect-to...

[1]  C. D. Gelatt,et al.  Optimization by Simulated Annealing , 1983, Science.

[2]  C.H. Stapper,et al.  Integrated circuit yield statistics , 1983, Proceedings of the IEEE.

[3]  G. A. Allan,et al.  A yield improvement technique for IC layout using local design rules , 1992, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[4]  Jose Pineda de Gyvez.  Integrated circuit defect-sensitivity - theory and computational models , 1993, The Kluwer international series in engineering and computer science.

[5]  Israel Koren,et al.  Yield Models for Defect-Tolerant VLSI Circuits: A Review , 1989 .

[6]  Wojciech Maly,et al.  Computer-aided design for VLSI circuit manufacturability , 1990, Proc. IEEE.

[7]  Israel Koren,et al.  New routing and compaction strategies for yield enhancement , 1992, Proceedings 1992 IEEE International Workshop on Defect and Fault Tolerance in VLSI Systems.

[8]  A. V. Ferris-Prabhu,et al.  Defects, Faults and Semiconductor Device Yield , 1989 .

[9]  W Stephen.  OPTIMIZATION OF PARAMETRIC YIELD , 1991 .

[10]  T. Ohtsuki,et al.  Recent advances in VLSI layout , 1990, Proc. IEEE.

[11]  Israel Koren,et al.  Fault tolerance in VLSI circuits , 1990, Computer.

[12]  Takeshi Yoshimura,et al.  Efficient Algorithms for Channel Routing , 1982, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[13]  Paul D. Franzon,et al.  A Layout-Driven Yield Predictor and Fault Generator , 1993 .

[14]  Ron Y. Pinter,et al.  Channel Routing for Integrated Circuits , 1990 .

[15]  Suchai Thanawastien,et al.  DTR: A Defect-Tolerant Routing Algorithm , 1989, 26th ACM/IEEE Design Automation Conference.