Processor time synchronization in packet-optic data transport system
暂无分享,去创建一个
The following description relates to a processor time synchronization apparatus and method in a packet-optic data transport system which includes a plurality of processors and line interfaces, the apparatus and method capable of performing reliable system's external and internal high time-resolution time synchronization, and sharing time information by use of a simple structure at a low cost.
[1] Kyeong-Eun Han,et al. An Energy Saving Scheme for Multilane-Based High-Speed Ethernet , 2012 .
[2] Soon-Seok Lee,et al. Multicore Flow Processor with Wire‐Speed Flow Admission Control , 2012 .
[3] Bup-Joong Kim,et al. Merging existing network nodes into a new combined node , 2013, 2013 Fifth International Conference on Ubiquitous and Future Networks (ICUFN).